| .. |
|
Makefile
|
7e4259bba4
ppc/p4080: Add various p4080 related defines (and p4040)
|
il y a 16 ans |
|
commproc.c
|
5052a771cf
ppc/85xx: Cleanup makefile and related optional files
|
il y a 16 ans |
|
config.mk
|
da0e5f7ee8
ppc/85xx: Fix crashes due to generation of SPE instruction
|
il y a 15 ans |
|
cpu.c
|
39aaca1f66
ppc/p4080: Determine various chip frequencies on CoreNet platforms
|
il y a 16 ans |
|
cpu_init.c
|
654ea1f318
ppc/85xx: Make L2 support more robust
|
il y a 16 ans |
|
cpu_init_early.c
|
a880cf3e0e
ppc/p4080: CoreNet platfrom style CCSRBAR setting
|
il y a 16 ans |
|
cpu_init_nand.c
|
234a89d911
ppc/85xx: add cpu init config file for boot from NAND
|
il y a 16 ans |
|
ddr-gen1.c
|
0d595f76bc
fsl_dma: Break out common memory initialization function
|
il y a 16 ans |
|
ddr-gen2.c
|
6d0f6bcf33
rename CFG_ macros to CONFIG_SYS
|
il y a 17 ans |
|
ddr-gen3.c
|
2abbd31da6
ppc/8xxx: Remove ddr_pd_cntl register since it doesn't exist
|
il y a 16 ans |
|
ether_fcc.c
|
5052a771cf
ppc/85xx: Cleanup makefile and related optional files
|
il y a 16 ans |
|
fdt.c
|
5ccd29c367
85xx: MP Boot Page Translation update
|
il y a 15 ans |
|
fixed_ivor.S
|
4946775c6d
Coding Style cleanup; update CHANGELOG, prepare -rc1
|
il y a 15 ans |
|
interrupts.c
|
05f6f66474
85xx: Improve MPIC initialization
|
il y a 16 ans |
|
mp.c
|
5ccd29c367
85xx: MP Boot Page Translation update
|
il y a 15 ans |
|
mp.h
|
5ccd29c367
85xx: MP Boot Page Translation update
|
il y a 15 ans |
|
mpc8536_serdes.c
|
4c2e3da82d
Update Freescale copyrights to remove "All Rights Reserved"
|
il y a 16 ans |
|
pci.c
|
5052a771cf
ppc/85xx: Cleanup makefile and related optional files
|
il y a 16 ans |
|
qe_io.c
|
6d0f6bcf33
rename CFG_ macros to CONFIG_SYS
|
il y a 17 ans |
|
release.S
|
ff88229549
ppc/85xx: Fix misc L2 cache enabling bug
|
il y a 15 ans |
|
resetvec.S
|
42d1f0394b
* Patches by Xianghua Xiao, 15 Oct 2003:
|
il y a 22 ans |
|
serial_scc.c
|
5052a771cf
ppc/85xx: Cleanup makefile and related optional files
|
il y a 16 ans |
|
speed.c
|
7f52ed5ef1
mpc85xx: Add eSDHC support for MPC8569E-MDS boards
|
il y a 15 ans |
|
start.S
|
afc3ba0fc4
relocation: Do not relocate NULL pointers.
|
il y a 16 ans |
|
tlb.c
|
7da53351d8
ppc/85xx: add boot from NAND/eSDHC/eSPI support
|
il y a 16 ans |
|
traps.c
|
3e3c9c157b
ppc/85xx: Remove some bogus code from external interrupt handler.
|
il y a 16 ans |
|
u-boot-nand.lds
|
7da53351d8
ppc/85xx: add boot from NAND/eSDHC/eSPI support
|
il y a 16 ans |
|
u-boot-nand_spl.lds
|
098bcbae31
ppc/85xx: add ld script file for boot from NAND
|
il y a 16 ans |
|
u-boot.lds
|
3beb40c247
85xx: Ensure BSS segment isn't linked at address 0
|
il y a 16 ans |
Dave Liu
ff88229549
ppc/85xx: Fix misc L2 cache enabling bug