 Ben Skeggs
|
c420b2dc8d
drm/nouveau/fifo: turn all fifo modules into engine modules
|
13 years ago |
|
Ben Skeggs
|
67b342efc7
drm/nouveau/fifo: remove all the "special" engine hooks
|
13 years ago |
|
Ben Skeggs
|
d375e7d56d
drm/nouveau/fence: minor api changes for an upcoming rework
|
13 years ago |
|
Ben Skeggs
|
78c2018658
drm/nouveau/pm: some more delays for ddr3 reclocking
|
13 years ago |
|
Ben Skeggs
|
a94ba1fcac
drm/nvd9/pm: oops, fix timing calc
|
13 years ago |
 Dave Airlie
|
22b33e8ed0
nouveau: add PRIME support
|
13 years ago |
 Roy Spliet
|
e6084257d0
drm/nouveau/pm: several fixes for nvc0 memory timings
|
13 years ago |
|
Ben Skeggs
|
070be296b6
drm/nouveau/mem: handle dll_off for ddr2/ddr3
|
13 years ago |
|
Ben Skeggs
|
b830973b68
drm/nouveau/pm: fix dll off -> dll on transitions
|
13 years ago |
|
Ben Skeggs
|
a9bc247cbb
drm/nouveau/pm: detect when we need dll disabled for gddr3
|
13 years ago |
|
Ben Skeggs
|
1a7287ea6f
drm/nouveau/pm: track mr2 for gddr3
|
13 years ago |
|
Ben Skeggs
|
2d85bc8855
drm/nouveau/pm: introduce ram reclocking helper
|
13 years ago |
|
Ben Skeggs
|
085028ce3b
drm/nouveau/pm: embed timings into perflvl structs
|
13 years ago |
|
Ben Skeggs
|
fd99fd6100
drm/nouveau/pm: calculate memory timings at perflvl creation time
|
13 years ago |
|
Roy Spliet
|
c7c039fd31
drm/nouveau/pm: implement DDR2/DDR3/GDDR3/GDDR5 MR generation and validation
|
13 years ago |
|
Roy Spliet
|
bfb3146524
drm/nouveau/pm: improve memory timing generation
|
13 years ago |
 Martin Peres
|
ddb2005516
drm/nouveau/pm: style fixes
|
13 years ago |
|
Ben Skeggs
|
c70c41e89f
drm/nv50: hopefully handle the DDR2/DDR3 memtype detection somewhat better
|
13 years ago |
|
Ben Skeggs
|
7ad2d31cb6
drm/nouveau: move vram detection funcs to chipset-specific fb code
|
13 years ago |
|
Ben Skeggs
|
f9f9f53631
drm/nouveau/bios: pass drm_device to ROMPTR, rather than nvbios
|
13 years ago |
 Konrad Rzeszutek Wilk
|
3230cfc34f
drm/nouveau: enable the ttm dma pool when swiotlb is active V3
|
13 years ago |
|
Roy Spliet
|
2228c6fe04
drm/nouveau/pm: Document and expose CL and WR for 0x1002Cx
|
14 years ago |
|
Roy Spliet
|
9a78248876
drm/nouveau/pm: add initial NV3x/NVCx memtiming support, improve other cards
|
14 years ago |
|
Ben Skeggs
|
048a88595a
drm/nouveau: make general drm modesetting init common
|
14 years ago |
 Jon Mason
|
58b6542b50
DRM: remove drm_pci_device_is_pcie
|
14 years ago |
 Younes Manton
|
3b40d07d8c
drm/nouveau: Calculate reserved VRAM for PRAMIN value before use.
|
14 years ago |
 Marcin Slusarz
|
0de53a546b
drm/nouveau: fix nouveau_mem object leak
|
14 years ago |
|
Ben Skeggs
|
24f246ac10
drm/nouveau: rework vram init/fini ordering a little
|
14 years ago |
|
Ben Skeggs
|
7375c95b34
drm/nouveau: remove 'chan' argument from nouveau_bo_new
|
14 years ago |
|
Ben Skeggs
|
d2f96666c5
drm/nouveau: create temp vmas for both src and dst of bo moves
|
14 years ago |
