Linus Torvalds
|
12679a2d7e
Merge branch 'for-linus' of git://git.linaro.org/people/rmk/linux-arm
|
13 years ago |
Will Deacon
|
d33c88c659
ARM: 7315/1: perf: add support for the Cortex-A7 PMU
|
13 years ago |
Will Deacon
|
f6f5a30c83
ARM: 7356/1: perf: check that we have an event in the PMU IRQ handlers
|
13 years ago |
Will Deacon
|
99c1745b9c
ARM: 7355/1: perf: clear overflow flag when disabling counter on ARMv7 PMU
|
13 years ago |
Will Deacon
|
5727347180
ARM: 7354/1: perf: limit sample_period to half max_period in non-sampling mode
|
13 years ago |
Will Deacon
|
91756acb58
ARM: 7303/1: perf: add empty NODE event definitions for Cortex-A5 and Cortex-A15
|
13 years ago |
Will Deacon
|
0445e7a58e
ARM: perf: add support for stalled cycle ABI events
|
13 years ago |
Will Deacon
|
4d301512ab
ARM: perf: clean and update ARMv7 event numbers
|
13 years ago |
Linus Torvalds
|
1fdb24e969
Merge branch 'devel-stable' of http://ftp.arm.linux.org.uk/pub/linux/arm/kernel/git-cur/linux-2.6-arm
|
13 years ago |
Will Deacon
|
29a541f6c1
ARM: 7117/1: perf: fix HW_CACHE_* events on Cortex-A9
|
13 years ago |
Mark Rutland
|
8be3f9a238
ARM: perf: remove cpu-related misnomers
|
14 years ago |
Mark Rutland
|
e1f431b57e
ARM: perf: refactor event mapping
|
14 years ago |
Mark Rutland
|
0f78d2d5cc
ARM: perf: lock PMU registers per-CPU
|
14 years ago |
Mark Rutland
|
c47f8684ba
ARM: perf: remove active_mask
|
14 years ago |
Will Deacon
|
a505addc36
ARM: perf: add mode exclusion for Cortex-A15 PMU
|
14 years ago |
Will Deacon
|
c691bb6249
ARM: perf: index ARMv7 event counters starting from zero
|
14 years ago |
Will Deacon
|
25e29c7c0f
ARM: perf: use integers for ARMv7 event indices
|
14 years ago |
Will Deacon
|
6330aae7dc
ARM: perf: use u32 instead of unsigned long for PMNC register
|
14 years ago |
Mark Rutland
|
a6c93afed3
ARM: perf: de-const struct arm_pmu
|
14 years ago |
Linus Torvalds
|
b6844e8f64
Merge branch 'for-linus' of master.kernel.org:/home/rmk/linux-2.6-arm
|
14 years ago |
Will Deacon
|
14abd038a7
ARM: perf: add support for the Cortex-A15 PMU
|
14 years ago |
Will Deacon
|
0c205cbe20
ARM: perf: add support for the Cortex-A5 PMU
|
14 years ago |
Will Deacon
|
6d4eaf991c
ARM: perf: add PMUv2 common event definitions
|
14 years ago |
Will Deacon
|
7b35fa47ee
ARM: perf: remove confusing comment from v7 perf events backend
|
14 years ago |
Peter Zijlstra
|
89d6c0b5bd
perf, arch: Add generic NODE cache events
|
14 years ago |
Peter Zijlstra
|
a8b0ca17b8
perf: Remove the nmi parameter from the swevent and overflow interface
|
14 years ago |
Will Deacon
|
a737823d37
ARM: 6835/1: perf: ensure overflows aren't missed due to IRQ latency
|
14 years ago |
Will Deacon
|
574b69cbb6
ARM: 6834/1: perf: reset counters on all CPUs during initialisation
|
14 years ago |
Will Deacon
|
d25d3b4c4d
ARM: 6833/1: perf: add required isbs() to ARMv7 backend
|
14 years ago |
Will Deacon
|
961ec6daa7
ARM: 6521/1: perf: use raw_spinlock_t for pmu_lock
|
14 years ago |