Historia zmian

Autor SHA1 Wiadomość Data
  Haiying Wang 1f293b417a Add debug information for DDR controller registers 16 lat temu
  Haiying Wang dbbbb3abef Make DDR interleaving mode work correctly 16 lat temu
  Kumar Gala 302e52e0b1 Fix compiler warning in mpc8xxx ddr code 16 lat temu
  Kumar Gala 58e5e9aff1 FSL DDR: Rewrite the FSL mpc8xxx DDR controller setup code. 16 lat temu