 Kevin Hilman
|
8111b221a2
OMAP3: PM: Add D2D clocks and auto-idle setup to PRCM init
|
%!s(int64=16) %!d(string=hai) anos |
 Tony Lindgren
|
ef6685a6de
ARM: OMAP2/3: Remove OMAP_CM_REGADDR
|
%!s(int64=16) %!d(string=hai) anos |
 Paul Walmsley
|
6f733a349c
ARM: OMAP: GPIO de-bounce clocks don't affect module idle state
|
%!s(int64=16) %!d(string=hai) anos |
|
Paul Walmsley
|
f248076c0d
OMAP2/3 GPTIMER: allow system tick GPTIMER to be changed in board-*.c files
|
%!s(int64=16) %!d(string=hai) anos |
 Sergio Aguirre
|
9e53dd7180
OMAP3: clock: Camera module doesn't have IDLEST bit
|
%!s(int64=16) %!d(string=hai) anos |
 Russell King
|
c0bf31320d
[ARM] omap: add support for bypassing DPLLs
|
%!s(int64=16) %!d(string=hai) anos |
|
Russell King
|
8b9dbc16d4
[ARM] omap: arrange for clock recalc methods to return the rate
|
%!s(int64=16) %!d(string=hai) anos |
|
Russell King
|
3f0a820c4c
[ARM] omap: create a proper tree of clocks
|
%!s(int64=16) %!d(string=hai) anos |
|
Paul Walmsley
|
0eafd4725c
[ARM] OMAP3 clock: add omap3_core_dpll_m2_set_rate()
|
%!s(int64=16) %!d(string=hai) anos |
|
Paul Walmsley
|
95f538ac37
[ARM] OMAP3 clock: avoid invalid FREQSEL values during DPLL rate rounding
|
%!s(int64=16) %!d(string=hai) anos |
|
Paul Walmsley
|
c1bd7aaf67
[ARM] OMAP3 clock: convert dpll_data.idlest_bit to idlest_mask
|
%!s(int64=16) %!d(string=hai) anos |
|
Paul Walmsley
|
b8168d1e39
[ARM] OMAP3 clock: DPLL{1,2}_FCLK clksel can divide by 4
|
%!s(int64=16) %!d(string=hai) anos |
|
Paul Walmsley
|
46e0ccf8ae
[ARM] OMAP3 PRCM: add DPLL1-5 powerdomains, clockdomains; mark clocks
|
%!s(int64=16) %!d(string=hai) anos |
|
Paul Walmsley
|
15b52bc4cb
[ARM] OMAP3 clock: move sys_clkout2 clk to core_clkdm
|
%!s(int64=17) %!d(string=hai) anos |
|
Paul Walmsley
|
ae8578c019
[ARM] OMAP: Make dpll4_m4_ck programmable with clk_set_rate()
|
%!s(int64=16) %!d(string=hai) anos |
|
Sergio Aguirre
|
6c8fe0b954
[ARM] OMAP: Add CSI2 clock struct for handling it with clock API
|
%!s(int64=16) %!d(string=hai) anos |
 Daniel Stone
|
712d7c8602
[ARM] OMAP2: Fix definition of SGX clock register bits
|
%!s(int64=16) %!d(string=hai) anos |
|
Paul Walmsley
|
9cfd985e27
[ARM] OMAP3 clock: fix 96MHz clocks
|
%!s(int64=16) %!d(string=hai) anos |
|
Paul Walmsley
|
207233533d
[ARM] OMAP3: move USBHOST SAR handling from clock framework to powerdomain layer
|
%!s(int64=16) %!d(string=hai) anos |
|
Paul Walmsley
|
16c90f0200
[ARM] OMAP2/3: Add non-CORE DPLL rate set code and M, N programming
|
%!s(int64=16) %!d(string=hai) anos |
|
Russell King
|
44dc9d027f
[ARM] omap: convert OMAP3 to use clkdev
|
%!s(int64=16) %!d(string=hai) anos |
|
Russell King
|
9a5fedac18
[ARM] omap: move propagate_rate() calls into generic omap clock code
|
%!s(int64=16) %!d(string=hai) anos |
|
Russell King
|
c1168dc31d
[ARM] omap: don't use clkops_omap2_dflt_wait for non-ICLK/FCLK clocks
|
%!s(int64=16) %!d(string=hai) anos |
|
Russell King
|
bc51da4ee4
[ARM] omap: eliminate unnecessary conditionals in omap2_clk_wait_ready
|
%!s(int64=16) %!d(string=hai) anos |
|
Russell King
|
b36ee72420
[ARM] omap: add default .ops to all remaining OMAP2 clocks
|
%!s(int64=16) %!d(string=hai) anos |
|
Russell King
|
57137181e3
[ARM] omap: kill PARENT_CONTROLS_CLOCK
|
%!s(int64=16) %!d(string=hai) anos |
|
Russell King
|
897dcded6f
[ARM] omap: provide a NULL clock operations structure
|
%!s(int64=16) %!d(string=hai) anos |
|
Russell King
|
548d849574
[ARM] omap: introduce clock operations structure
|
%!s(int64=16) %!d(string=hai) anos |
|
Tony Lindgren
|
d88746652b
omap mmc: Add better MMC low-level init
|
%!s(int64=16) %!d(string=hai) anos |
 Jouni Hogander
|
89db948254
ARM: OMAP: Enable GPIO debounce clock only when debounce is enabled v3
|
%!s(int64=16) %!d(string=hai) anos |
