123456789101112131415161718192021222324252627282930313233343536373839404142434445464748495051525354555657585960616263646566676869707172737475767778798081828384858687888990919293949596979899100101102103104105106107108109110111112113114115116117118119120121122123124125126127128129130131132133134135136137138139140141142143144145146147148149150151152153154155156157158159160161162163164165166167168169170171172173174175176177178179180181182183184185186187188189190191192193194195196197198 |
- /*
- * Copyright (C) 2004 by FS Forth-Systeme GmbH.
- * All rights reserved.
- * Markus Pietrek <mpietrek@fsforth.de>
- *
- * Configuation settings for the NetSilicon NS9750 DevBoard
- *
- * See file CREDITS for list of people who contributed to this
- * project.
- *
- * This program is free software; you can redistribute it and/or
- * modify it under the terms of the GNU General Public License as
- * published by the Free Software Foundation; either version 2 of
- * the License, or (at your option) any later version.
- *
- * This program is distributed in the hope that it will be useful,
- * but WITHOUT ANY WARRANTY; without even the implied warranty of
- * MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the
- * GNU General Public License for more details.
- *
- * You should have received a copy of the GNU General Public License
- * along with this program; if not, write to the Free Software
- * Foundation, Inc., 59 Temple Place, Suite 330, Boston,
- * MA 02111-1307 USA
- */
- #ifndef __CONFIG_H
- #define __CONFIG_H
- /*
- * High Level Configuration Options
- * (easy to change)
- */
- #define CONFIG_ARM926EJS 1 /* This is an ARM926EJS Core */
- #define CONFIG_NS9750 1 /* in an NetSilicon NS9750 SoC */
- #define CONFIG_NS9750DEV 1 /* on an NetSilicon NS9750 DevBoard */
- /* input clock of PLL */
- #define CONFIG_SYS_CLK_FREQ 324403200 /* Don't use PLL. SW11-4 off */
- #define CPU_CLK_FREQ (CONFIG_SYS_CLK_FREQ/2)
- #define AHB_CLK_FREQ (CONFIG_SYS_CLK_FREQ/4)
- #define BBUS_CLK_FREQ (CONFIG_SYS_CLK_FREQ/8)
- #undef CONFIG_USE_IRQ /* we don't need IRQ/FIQ stuff */
- /*@TODO #define CONFIG_STATUS_LED*/
- #define CONFIG_USE_IRQ
- /*
- * Size of malloc() pool
- */
- #define CONFIG_SYS_MALLOC_LEN (CONFIG_ENV_SIZE + 128*1024)
- #define CONFIG_SYS_GBL_DATA_SIZE 128 /* size in bytes reserved for initial
- * data */
- /*
- * Hardware drivers
- */
- #define CONFIG_NS9750_UART 1 /* use on-chip UART */
- #define CONFIG_DRIVER_NS9750_ETHERNET 1 /* use on-chip ethernet */
- /*
- * select serial console configuration
- */
- #define CONFIG_CONS_INDEX 1 /* Port B */
- /* allow to overwrite serial and ethaddr */
- #define CONFIG_ENV_OVERWRITE
- #define CONFIG_BAUDRATE 38400
- /*
- * BOOTP options
- */
- #define CONFIG_BOOTP_BOOTFILESIZE
- #define CONFIG_BOOTP_BOOTPATH
- #define CONFIG_BOOTP_GATEWAY
- #define CONFIG_BOOTP_HOSTNAME
- /*
- * Command line configuration.
- */
- #define CONFIG_CMD_BDI
- #define CONFIG_CMD_CONSOLE
- #define CONFIG_CMD_LOADB
- #define CONFIG_CMD_LOADS
- #define CONFIG_CMD_MEMORY
- #define CONFIG_CMD_NET
- #define CONFIG_CMD_PING
- #define CONFIG_BOOTDELAY 3
- /*#define CONFIG_BOOTARGS "root=ramfs devfs=mount console=ttySA0,9600" */
- #define CONFIG_ETHADDR 00:04:f3:ff:ff:fb /*@TODO unset */
- #define CONFIG_NETMASK 255.255.255.0
- #define CONFIG_IPADDR 192.168.42.30
- #define CONFIG_SERVERIP 192.168.42.1
- /*#define CONFIG_BOOTFILE "elinos-lart" */
- /*#define CONFIG_BOOTCOMMAND "tftp; bootm" */
- #if defined(CONFIG_CMD_KGDB)
- #define CONFIG_KGDB_BAUDRATE 115200 /* speed to run kgdb serial port */
- /* what's this ? it's not used anywhere */
- #define CONFIG_KGDB_SER_INDEX 1 /* which serial port to use */
- #endif
- /*
- * Miscellaneous configurable options
- */
- #define CONFIG_SYS_LONGHELP /* undef to save memory */
- #define CONFIG_SYS_PROMPT "NS9750DEV # " /* Monitor Command Prompt */
- #define CONFIG_SYS_CBSIZE 256 /* Console I/O Buffer Size */
- #define CONFIG_SYS_PBSIZE (CONFIG_SYS_CBSIZE+sizeof(CONFIG_SYS_PROMPT)+16) /* Print Buffer Size */
- #define CONFIG_SYS_MAXARGS 16 /* max number of command args */
- #define CONFIG_SYS_BARGSIZE CONFIG_SYS_CBSIZE /* Boot Argument Buffer Size */
- #define CONFIG_SYS_MEMTEST_START 0x00000000 /* memtest works on */
- #define CONFIG_SYS_MEMTEST_END 0x00780000 /* 7,5 MB in DRAM */ /* @TODO */
- #define CONFIG_SYS_LOAD_ADDR 0x00600000 /* default load address */ /* @TODO */
- #define CONFIG_SYS_HZ (CPU_CLK_FREQ/64)
- /* valid baudrates */
- #define CONFIG_SYS_BAUDRATE_TABLE { 9600, 19200, 38400, 57600, 115200 }
- #define NS9750_ETH_PHY_ADDRESS (0x0000)
- /*-----------------------------------------------------------------------
- * Stack sizes
- *
- * The stack sizes are set up in start.S using the settings below
- */
- #define CONFIG_STACKSIZE (128*1024) /* regular stack */
- #ifdef CONFIG_USE_IRQ
- #define CONFIG_STACKSIZE_IRQ (4*1024) /* IRQ stack */
- #define CONFIG_STACKSIZE_FIQ (4*1024) /* FIQ stack */
- #endif
- /*-----------------------------------------------------------------------
- * Physical Memory Map
- */
- /* TODO */
- #define CONFIG_NR_DRAM_BANKS 2 /* we have 1 bank of DRAM */
- #define PHYS_SDRAM_1 0x00000000 /* SDRAM Bank #1 */
- #define PHYS_SDRAM_1_SIZE 0x00800000 /* 8 MB */
- #define PHYS_SDRAM_2 0x10000000 /* SDRAM Bank #1 */
- #define PHYS_SDRAM_2_SIZE 0x00800000 /* 8 MB */
- #define PHYS_FLASH_1 0x50000000 /* Flash Bank #1 */
- #define CONFIG_SYS_FLASH_BASE PHYS_FLASH_1
- /*-----------------------------------------------------------------------
- * FLASH and environment organization
- */
- /* @TODO*/
- #define CONFIG_AMD_LV400 1 /* uncomment this if you have a LV400 flash */
- #if 0
- #define CONFIG_AMD_LV800 1 /* uncomment this if you have a LV800 flash */
- #endif
- #define CONFIG_SYS_MAX_FLASH_BANKS 1 /* max number of memory banks */
- #ifdef CONFIG_AMD_LV800
- #define PHYS_FLASH_SIZE 0x00100000 /* 1MB */
- #define CONFIG_SYS_MAX_FLASH_SECT (19) /* max number of sectors on one chip */
- #define CONFIG_ENV_ADDR (CONFIG_SYS_FLASH_BASE + 0x0F0000) /* addr of environment */
- #endif
- #ifdef CONFIG_AMD_LV400
- #define PHYS_FLASH_SIZE 0x00080000 /* 512KB */
- #define CONFIG_SYS_MAX_FLASH_SECT (11) /* max number of sectors on one chip */
- #define CONFIG_ENV_ADDR (CONFIG_SYS_FLASH_BASE + 0x070000) /* addr of environment */
- #endif
- /* timeout values are in ticks */
- #define CONFIG_SYS_FLASH_ERASE_TOUT (5*CONFIG_SYS_HZ) /* Timeout for Flash Erase */
- #define CONFIG_SYS_FLASH_WRITE_TOUT (5*CONFIG_SYS_HZ) /* Timeout for Flash Write */
- /* @TODO */
- /*#define CONFIG_ENV_IS_IN_FLASH 1*/
- #define CONFIG_ENV_IS_NOWHERE
- #define CONFIG_ENV_SIZE 0x10000 /* Total Size of Environment Sector */
- #ifdef CONFIG_STATUS_LED
- extern void __led_init(led_id_t mask, int state);
- extern void __led_toggle(led_id_t mask);
- extern void __led_set(led_id_t mask, int state);
- #endif /* CONFIG_STATUS_LED */
- #endif /* __CONFIG_H */
|