Home Explore Help
Register Sign In
phyus
/
uboot-vybrid_public
8
0
Fork 0
Files Issues 0 Pull Requests 0 Wiki
Tree: dbbbb3abef
Branches Tags

Commit History

Author SHA1 Message Date
  Haiying Wang dbbbb3abef Make DDR interleaving mode work correctly 16 years ago
  Wolfgang Denk f12e4549b6 Coding style cleanup, update CHANGELOG 16 years ago
  Kumar Gala 58e5e9aff1 FSL DDR: Rewrite the FSL mpc8xxx DDR controller setup code. 16 years ago