This website works better with JavaScript
Home
Esplora
Aiuto
Registrati
Accedi
phyus
/
uboot-vybrid_public
Segui
8
Vota
0
Forka
0
File
Problemi
0
Pull Requests
0
Wiki
Albero (Tree):
15e2697c9f
Rami (Branch)
Tag
master
phyCORE-Vybrid-PD15.1-rc1
vphyCORE-Vybrid-PD15.1-rc1
Cronologia Commit
Cerca
Autore
SHA1
Messaggio
Data
Ed Swarthout
7008d26a40
fsl ddr skip interleaving if not supported.
16 anni fa
Haiying Wang
c9ffd839b1
Check DDR interleaving mode
16 anni fa
Haiying Wang
dfb49108e4
Pass dimm parameters to populate populate controller options
16 anni fa
Kumar Gala
58e5e9aff1
FSL DDR: Rewrite the FSL mpc8xxx DDR controller setup code.
16 anni fa