Startseite Erkunden Hilfe
Registrieren Anmelden
phyus
/
uboot-vybrid_public
8
0
Fork 0
Dateien Issues 0 Pull-Requests 0 Wiki
Quellcode durchsuchen

arm: kirkwood: suen3: fixed build warning

This patch fixes following build warning

Invalid Kwbimage command Type - valid names are: BOOT_FROM, NAND_ECC_MODE, NAND_PAGE_SIZE, SATA_PIO_MODE, DDR_INIT_DELAY, DATA, , spi, nand, sata, pex, uart

Signed-off-by: Prafulla Wadaskar <prafulla@marvell.com>
Prafulla Wadaskar vor 15 Jahren
Ursprung
e4d3449201
Commit
637833c2d6
1 geänderte Dateien mit 1 neuen und 2 gelöschten Zeilen
Gesamtansicht Diff-Statistik anzeigen
  1. 1 2
      board/keymile/km_arm/kwbimage.cfg

+ 1 - 2
board/keymile/km_arm/kwbimage.cfg
Datei anzeigen 

@@ -64,7 +64,6 @@ DATA 0xFFD01400 0x43000400	# SDRAM Configuration Register
 
 # bit31-30: 01
 
 # bit31-30: 01
 
 
 
 DATA 0xFFD01404 0x36343000	# DDR Controller Control Low
 
 DATA 0xFFD01404 0x36343000	# DDR Controller Control Low
 
-		0x38543000
 
 # bit 3-0:  0 reserved
 
 # bit 3-0:  0 reserved
 
 # bit 4:    0=addr/cmd in smame cycle
 
 # bit 4:    0=addr/cmd in smame cycle
 
 # bit 5:    0=clk is driven during self refresh, we don't care for APX
 
 # bit 5:    0=clk is driven during self refresh, we don't care for APX
 
@@ -170,7 +169,7 @@ DATA 0xFFD0149C 0x0000E90F	# CPU ODT Control
 
 # bit11-10:2, DQ_ODTSel. ODT select turned on, 75 ohm
 
 # bit11-10:2, DQ_ODTSel. ODT select turned on, 75 ohm
 
 
 
 DATA 0xFFD01480 0x00000001	# DDR Initialization Control
 
 DATA 0xFFD01480 0x00000001	# DDR Initialization Control
 
-#bit0=1, enable DDR init upon this register write
 
+# bit0=1, enable DDR init upon this register write
 
 
 
 # End of Header extension
 
 # End of Header extension
 
 DATA 0x0 0x0
 
 DATA 0x0 0x0