|
@@ -175,7 +175,7 @@
|
|
#define CONFIG_SYS_FLASH_BASE PHYS_FLASH_1
|
|
#define CONFIG_SYS_FLASH_BASE PHYS_FLASH_1
|
|
|
|
|
|
#define CONFIG_SYS_SDRAM_BASE PHYS_SDRAM_1
|
|
#define CONFIG_SYS_SDRAM_BASE PHYS_SDRAM_1
|
|
-#define CONFIG_SYS_INIT_SP_ADDR (GENERATED_GBL_DATA_SIZE + PHYS_SDRAM_1)
|
|
|
|
|
|
+#define CONFIG_SYS_INIT_SP_ADDR 0xfffff800
|
|
|
|
|
|
#define FPGA_REGS_BASE_PHYSICAL 0x08000000
|
|
#define FPGA_REGS_BASE_PHYSICAL 0x08000000
|
|
|
|
|