| .. |
|
gpio-bank-a.h
|
995deb638d
[ARM] S3C64XX: GPIO definitions for BANKS A,B,C
|
16 years ago |
|
gpio-bank-b.h
|
995deb638d
[ARM] S3C64XX: GPIO definitions for BANKS A,B,C
|
16 years ago |
|
gpio-bank-c.h
|
995deb638d
[ARM] S3C64XX: GPIO definitions for BANKS A,B,C
|
16 years ago |
|
gpio-bank-d.h
|
b9f2d172f2
[ARM] S3C64XX: GPIO definitions for BANKS D,E,F
|
16 years ago |
|
gpio-bank-e.h
|
b9f2d172f2
[ARM] S3C64XX: GPIO definitions for BANKS D,E,F
|
16 years ago |
|
gpio-bank-f.h
|
b9f2d172f2
[ARM] S3C64XX: GPIO definitions for BANKS D,E,F
|
16 years ago |
|
gpio-bank-g.h
|
4162d7e363
[ARM] S3C64XX: GPIO definitions for BANKS G,H,I,J
|
16 years ago |
|
gpio-bank-h.h
|
f36dd6e7c0
[ARM] S3C64XX: GPIO include cleanup
|
16 years ago |
|
gpio-bank-i.h
|
4162d7e363
[ARM] S3C64XX: GPIO definitions for BANKS G,H,I,J
|
16 years ago |
|
gpio-bank-j.h
|
4162d7e363
[ARM] S3C64XX: GPIO definitions for BANKS G,H,I,J
|
16 years ago |
|
gpio-bank-n.h
|
26da1bfc56
[ARM] S3C64XX: GPIO definitions for BANKS N,O,P,Q
|
16 years ago |
|
gpio-bank-o.h
|
26da1bfc56
[ARM] S3C64XX: GPIO definitions for BANKS N,O,P,Q
|
16 years ago |
|
gpio-bank-p.h
|
26da1bfc56
[ARM] S3C64XX: GPIO definitions for BANKS N,O,P,Q
|
16 years ago |
|
gpio-bank-q.h
|
26da1bfc56
[ARM] S3C64XX: GPIO definitions for BANKS N,O,P,Q
|
16 years ago |
|
irqs.h
|
4271c3bd46
[ARM] S3C64XX: Rename IRQ_UHOST to IRQ_USBH
|
16 years ago |
|
pll.h
|
11e3bd0923
[ARM] S3C64XX: Mask the pll values correctly
|
16 years ago |
|
regs-clock.h
|
44539a7112
[ARM] S3C64XX: Fix MMC0 clock source register mask
|
16 years ago |
|
regs-gpio-memport.h
|
36d543a3b5
[ARM] S3C64XX: Add definitions for the GPIO memory port configurations
|
16 years ago |
|
regs-gpio.h
|
2454e524bc
[ARM] S3C64XX: Add S3C64XX_SPCON register bit definitions
|
16 years ago |
|
regs-modem.h
|
5b3d515fcf
[ARM] S3C64XX: Add modem registers and a virtual map
|
16 years ago |
|
regs-sys.h
|
1288b670e6
[ARM] S3C64XX: add AHB_CON and SPCON register address definitions
|
16 years ago |
|
regs-syscon-power.h
|
2ae0b117a6
[ARM] S3C64XX: SYSCON power and sleep control register defines
|
16 years ago |
|
s3c6400.h
|
cf18acf0e0
[ARM] S3C64XX: Clock support for S3C6400/S3C6410
|
16 years ago |
|
s3c6410.h
|
d9b79fb568
[ARM] S3C64XX: Add VIC0 and VIC1 sourced interripts
|
16 years ago |
Marek Szyprowski
f36dd6e7c0
[ARM] S3C64XX: GPIO include cleanup