 Martin Peres
|
e36199980b
drm/nouveau/gpio: expose the PWM/TOGGLE parameter found in the gpio vbios table
|
13 years ago |
 Dmitry Eremin-Solenikov
|
d89c8ce071
drm/nouveau: fix pm initialization order
|
13 years ago |
 Ben Skeggs
|
acac7bdba6
drm/nouveau/bios: check that fixed tvdac gpio data is valid before using it
|
13 years ago |
|
Ben Skeggs
|
da07e52cf1
drm/nouveau: log channel debug/error messages from client object rather than drm client
|
13 years ago |
|
Ben Skeggs
|
aa74c3755e
drm/nouveau: have drm debugging macros build on top of core macros
|
13 years ago |
|
Ben Skeggs
|
fa6df8c163
drm/nouveau/core: have client-id be a string, rather than an integer
|
13 years ago |
|
Ben Skeggs
|
b3ccd34ded
drm/nvc0/fifo: re-bash PBUS regs after vm-fault to BARs/PEEPHOLE
|
13 years ago |
|
Ben Skeggs
|
f73221e4aa
drm/nvc0/gr: implement initial trap handler
|
13 years ago |
|
Ben Skeggs
|
d66b9d9a68
drm/nvc0/gr: rebuild fuc with latest envyas
|
13 years ago |
|
Ben Skeggs
|
cd8c14b407
drm/nvc0/ltcg: read LTS count at startup
|
13 years ago |
|
Ben Skeggs
|
e5bf578ce6
drm/nve0/gr: enable use of our fuc by default
|
13 years ago |
|
Ben Skeggs
|
ec6566f323
drm/nve0/gr: remove 0x404160 bashing from hub fuc
|
13 years ago |
|
Ben Skeggs
|
1978a2f280
drm/nve0/gr: initial fuc implementation, based on fermi's code
|
13 years ago |
|
Ben Skeggs
|
2c1a425e7d
drm/nve0/ibus: handle PIBUS interrupts to prevent storm
|
13 years ago |
|
Ben Skeggs
|
757833cc9f
drm/nouveau/sw: trap and clear PMC_INTR_0_SOFTWARE
|
13 years ago |
 Marcin Slusarz
|
5b8a43aeb9
drm/nouveau: quiet some static-related sparse noise
|
13 years ago |
|
Marcin Slusarz
|
e6626254f9
drm/nouveau: constify instances of nouveau_bitfield and nouveau_enum structs
|
13 years ago |
|
Ben Skeggs
|
c97f8c922e
drm/nouveau/fifo: use defines instead of hardcoded class ids
|
13 years ago |
|
Ben Skeggs
|
1971f04e16
drm/nouveau/dmaobj: reject unsupported parent types instead of half-succeeding
|
13 years ago |
|
Ben Skeggs
|
9456f7d1be
drm/nouveau: add defines for internal class names
|
13 years ago |
|
Ben Skeggs
|
368be5f1b8
drm/nv50/fifo: add support for dma channel class
|
13 years ago |
|
Ben Skeggs
|
ab2858928b
drm/nv84/fifo: add support for dma channel class
|
13 years ago |
|
Ben Skeggs
|
a7c6e75eb2
drm/nouveau/fifo: version the dma channel class struct
|
13 years ago |
|
Ben Skeggs
|
503b0f1cd6
drm/nouveau/fifo: separate object classes for dma channels
|
13 years ago |
|
Ben Skeggs
|
72a1482777
drm/nouveau: restore fifo chid information in engine error messages
|
13 years ago |
|
Ben Skeggs
|
4c2d42225b
drm/nouveau/core: have fifo store a unique context identifier at attach time
|
13 years ago |
|
Ben Skeggs
|
0c5b8cecf3
drm/nouveau/fifo: add method to lookup fifo chid related to a given object
|
13 years ago |
|
Ben Skeggs
|
3acec63aee
drm/nouveau/core: protect engine context list with hardirq-safe spinlock
|
13 years ago |
|
Ben Skeggs
|
6fa8e62937
drm/nv84/fifo: mask only the engine we're waiting on for channel unload
|
13 years ago |
|
Ben Skeggs
|
49981046e3
drm/nve0: use async copy engine for ttm buffer moves if available
|
13 years ago |
