 Daniel Vetter
|
01a415fd02
drm/i915: check fdi B/C lane sharing constraint
|
13 years ago |
|
Daniel Vetter
|
47fab7370b
drm/i915: add ->display.modeset_global_resources callback
|
13 years ago |
|
Daniel Vetter
|
e95d41e123
drm/i915: BUG on impossible pch dp port
|
13 years ago |
|
Daniel Vetter
|
572deb3728
drm/i915: add comment about pch pll enabling rules
|
13 years ago |
|
Daniel Vetter
|
d74cf324e2
drm/i915: set FDI_RX_MISC to recommended values on CPT/PPT
|
13 years ago |
|
Daniel Vetter
|
fff367c752
drm/i915: clarify why we need to enable fdi plls so early
|
13 years ago |
|
Daniel Vetter
|
cd986abbac
drm/i915: Write the FDI RX TU size reg at the right time
|
13 years ago |
 Jani Nikula
|
c8241969b4
drm/i915: pass adjusted_mode to intel_choose_pipe_bpp_dither(), again
|
13 years ago |
 Paulo Zanoni
|
b5e508d4c0
drm/i915: implement workaround for VTOTAL when using TRANSCODER_EDP
|
13 years ago |
|
Paulo Zanoni
|
fe2b8f9dfb
drm/i915: convert pipe timing definitions to transcoder
|
13 years ago |
|
Paulo Zanoni
|
afe2fcf5e0
drm/i915: convert CPU M/N timings to transcoder
|
13 years ago |
|
Paulo Zanoni
|
702e7a56af
drm/i915: convert PIPECONF to use transcoder instead of pipe
|
13 years ago |
|
Paulo Zanoni
|
e28d54cbf9
drm/i915: check TRANSCODER_EDP on intel_modeset_setup_hw_state
|
13 years ago |
|
Paulo Zanoni
|
ad80a810ec
drm/i915: convert DDI_FUNC_CTL to transcoder
|
13 years ago |
|
Paulo Zanoni
|
a5c961d1f3
drm/i915: add TRANSCODER_EDP
|
13 years ago |
|
Paulo Zanoni
|
8361663420
drm/i915: don't call Haswell PCH code when we can't or don't need
|
13 years ago |
|
Paulo Zanoni
|
fc316cbe46
drm/i915: simplify intel_crtc_driving_pch
|
13 years ago |
|
Paulo Zanoni
|
1f544388be
drm/i915: fix checks inside haswell_crtc_{enable, disable}
|
13 years ago |
|
Paulo Zanoni
|
20474e90c9
drm/i915: fix checks inside ironlake_crtc_{enable, disable}
|
13 years ago |
|
Paulo Zanoni
|
4f771f1055
drm/i915: fork a Haswell version of ironlake_crtc_{enable, disable}
|
13 years ago |
|
Daniel Vetter
|
d2acd215cd
drm/i915/eDP: compute the panel power clock divisor from the pch rawclock
|
13 years ago |
|
Daniel Vetter
|
c2fb791692
Merge tag 'v3.7-rc2' into drm-intel-next-queued
|
13 years ago |
|
Paulo Zanoni
|
1eb8dfec8d
drm/i915: fix Haswell DP M/N registers
|
13 years ago |
|
Daniel Vetter
|
2e9388923e
drm/i915/crt: explicitly set up HOTPLUG_BITS on resume
|
13 years ago |
|
Paulo Zanoni
|
dae847991a
drm/i915: add intel_ddi_set_pipe_settings
|
13 years ago |
 Dave Airlie
|
3459f62047
Merge branch 'drm-intel-fixes' of git://people.freedesktop.org/~danvet/drm-intel into drm-fixes
|
13 years ago |
|
Daniel Vetter
|
fa55583797
drm/i915: fixup the plane->pipe fixup code
|
13 years ago |
|
Daniel Vetter
|
ccd0d36e2a
drm/i915: rip out the pipe A quirk for i855gm
|
13 years ago |
|
Paulo Zanoni
|
1ce4292073
drm/i915: pipe and planes should be disabled on haswell_crtc_mode_set
|
13 years ago |
|
Paulo Zanoni
|
6441ab5f8f
drm/i915: completely rewrite the Haswell PLL handling code
|
13 years ago |
