 Ben Skeggs
|
ec23802d61
drm/nv50: drop explicit yields in favour of smaller PFIFO timeslice
|
14 years ago |
|
Ben Skeggs
|
a11c3198c9
drm/nv50: import new vm code
|
15 years ago |
|
Ben Skeggs
|
d908175cca
drm/nouveau: make fifo.create_context() responsible for mapping control regs
|
14 years ago |
|
Ben Skeggs
|
5178d40dff
drm/nouveau: move PFIFO ISR into nv04_fifo.c
|
14 years ago |
 Francisco Jerez
|
3945e47543
drm/nouveau: Refactor context destruction to avoid a lock ordering issue.
|
14 years ago |
|
Ben Skeggs
|
cff5c13324
drm/nouveau: add more fine-grained locking to channel list + structures
|
14 years ago |
|
Ben Skeggs
|
56ac747535
drm/nv50: implement possible workaround for NV86 PGRAPH TLB flush hang
|
14 years ago |
|
Ben Skeggs
|
e05c5a317e
drm/nouveau: tidy ram{ht,fc,ro} a bit
|
14 years ago |
|
Ben Skeggs
|
a8eaebc6c5
drm/nouveau: remove nouveau_gpuobj_ref completely, replace with sanity
|
14 years ago |
|
Ben Skeggs
|
de3a6c0a3b
drm/nouveau: rebase per-channel pramin heap offsets to 0
|
14 years ago |
|
Ben Skeggs
|
b3beb167af
drm/nouveau: modify object accessors, offset in bytes rather than dwords
|
14 years ago |
|
Ben Skeggs
|
ca6adb8a21
drm/nv50: fix RAMHT size
|
15 years ago |
|
Ben Skeggs
|
ac94a343c7
drm/nv50: cleanup nv50_fifo.c
|
15 years ago |
|
Ben Skeggs
|
f56cb86f9a
drm/nouveau: add instmem flush() hook
|
15 years ago |
|
Ben Skeggs
|
9a391ad8a2
drm/nv50: switch to indirect push buffer controls
|
15 years ago |
 Maarten Maathuis
|
ff9e5279b1
drm/nouveau: protect channel create/destroy and irq handler with a spinlock
|
15 years ago |
|
Maarten Maathuis
|
a87ff62a80
drm/nv50: delete ramfc object after disabling fifo, not before
|
15 years ago |
|
Ben Skeggs
|
134f248bea
drm/nv50: fix alignment of per-channel fifo cache
|
15 years ago |
|
Ben Skeggs
|
7fb8ec8e2b
drm/nv50: restore correct cache1 get/put address on fifoctx load
|
15 years ago |
|
Ben Skeggs
|
3c8868d3db
drm/nv50: fix two potential suspend/resume oopses
|
15 years ago |
|
Ben Skeggs
|
6ee738610f
drm/nouveau: Add DRM driver for NVIDIA GPUs
|
15 years ago |
