 Paulo Zanoni
|
0540e4882f
drm/i915: don't assert_panel_unlocked on LPT
|
13 years ago |
|
Paulo Zanoni
|
7cbfd06530
drm/i915: don't call ironlake_enable_pch_pll on lpt_pch_enable
|
13 years ago |
|
Paulo Zanoni
|
b6b4e185a7
drm/i915: rename intel_enable_pch_pll to ironlake_enable_pch_pll
|
13 years ago |
|
Paulo Zanoni
|
8c52b5e855
drm/i915: remove ironlake bits from lpt_pch_enable
|
13 years ago |
|
Paulo Zanoni
|
303b81e040
drm/i915: remove Haswell/LPT bits from ironlake_pch_enable
|
13 years ago |
|
Paulo Zanoni
|
1507e5bd7c
drm/i915: add lpt_pch_enable
|
13 years ago |
 Daniel Vetter
|
9256aa195d
drm/i915: move encoder->mode_set calls to crtc_mode_set
|
13 years ago |
 Ville Syrjälä
|
198598d08f
drm/i915: Introduce intel_crtc_update_sarea_pos()
|
13 years ago |
|
Ville Syrjälä
|
90f9a336f5
drm/i915: Check the framebuffer offset
|
13 years ago |
|
Ville Syrjälä
|
5d7bd705dd
drm/i915: Check framebuffer stride more thoroughly
|
13 years ago |
|
Ville Syrjälä
|
57779d0636
drm/i915: Fix display pixel format handling
|
13 years ago |
 Damien Lespiau
|
14f86147a9
drm/i915: Flush using only the correct base address register
|
13 years ago |
|
Damien Lespiau
|
5a35e99e81
drm/i915: adjust sprite base address
|
13 years ago |
|
Damien Lespiau
|
bc1c91ebe3
drm/i915: Fix primary plane offset on HSW
|
13 years ago |
|
Daniel Vetter
|
01a415fd02
drm/i915: check fdi B/C lane sharing constraint
|
13 years ago |
|
Daniel Vetter
|
47fab7370b
drm/i915: add ->display.modeset_global_resources callback
|
13 years ago |
|
Daniel Vetter
|
e95d41e123
drm/i915: BUG on impossible pch dp port
|
13 years ago |
|
Daniel Vetter
|
572deb3728
drm/i915: add comment about pch pll enabling rules
|
13 years ago |
|
Daniel Vetter
|
d74cf324e2
drm/i915: set FDI_RX_MISC to recommended values on CPT/PPT
|
13 years ago |
|
Daniel Vetter
|
fff367c752
drm/i915: clarify why we need to enable fdi plls so early
|
13 years ago |
|
Daniel Vetter
|
cd986abbac
drm/i915: Write the FDI RX TU size reg at the right time
|
13 years ago |
 Jani Nikula
|
c8241969b4
drm/i915: pass adjusted_mode to intel_choose_pipe_bpp_dither(), again
|
13 years ago |
|
Paulo Zanoni
|
b5e508d4c0
drm/i915: implement workaround for VTOTAL when using TRANSCODER_EDP
|
13 years ago |
|
Paulo Zanoni
|
fe2b8f9dfb
drm/i915: convert pipe timing definitions to transcoder
|
13 years ago |
|
Paulo Zanoni
|
afe2fcf5e0
drm/i915: convert CPU M/N timings to transcoder
|
13 years ago |
|
Paulo Zanoni
|
702e7a56af
drm/i915: convert PIPECONF to use transcoder instead of pipe
|
13 years ago |
|
Paulo Zanoni
|
e28d54cbf9
drm/i915: check TRANSCODER_EDP on intel_modeset_setup_hw_state
|
13 years ago |
|
Paulo Zanoni
|
ad80a810ec
drm/i915: convert DDI_FUNC_CTL to transcoder
|
13 years ago |
|
Paulo Zanoni
|
a5c961d1f3
drm/i915: add TRANSCODER_EDP
|
13 years ago |
|
Paulo Zanoni
|
8361663420
drm/i915: don't call Haswell PCH code when we can't or don't need
|
13 years ago |
