|
@@ -145,12 +145,12 @@ static struct radeon_asic r100_asic = {
|
|
|
.ib_execute = &r100_ring_ib_execute,
|
|
|
.emit_fence = &r100_fence_ring_emit,
|
|
|
.emit_semaphore = &r100_semaphore_ring_emit,
|
|
|
+ .cs_parse = &r100_cs_parse,
|
|
|
}
|
|
|
},
|
|
|
.irq_set = &r100_irq_set,
|
|
|
.irq_process = &r100_irq_process,
|
|
|
.get_vblank_counter = &r100_get_vblank_counter,
|
|
|
- .cs_parse = &r100_cs_parse,
|
|
|
.copy_blit = &r100_copy_blit,
|
|
|
.copy_dma = NULL,
|
|
|
.copy = &r100_copy_blit,
|
|
@@ -205,12 +205,12 @@ static struct radeon_asic r200_asic = {
|
|
|
.ib_execute = &r100_ring_ib_execute,
|
|
|
.emit_fence = &r100_fence_ring_emit,
|
|
|
.emit_semaphore = &r100_semaphore_ring_emit,
|
|
|
+ .cs_parse = &r100_cs_parse,
|
|
|
}
|
|
|
},
|
|
|
.irq_set = &r100_irq_set,
|
|
|
.irq_process = &r100_irq_process,
|
|
|
.get_vblank_counter = &r100_get_vblank_counter,
|
|
|
- .cs_parse = &r100_cs_parse,
|
|
|
.copy_blit = &r100_copy_blit,
|
|
|
.copy_dma = &r200_copy_dma,
|
|
|
.copy = &r100_copy_blit,
|
|
@@ -264,12 +264,12 @@ static struct radeon_asic r300_asic = {
|
|
|
.ib_execute = &r100_ring_ib_execute,
|
|
|
.emit_fence = &r300_fence_ring_emit,
|
|
|
.emit_semaphore = &r100_semaphore_ring_emit,
|
|
|
+ .cs_parse = &r300_cs_parse,
|
|
|
}
|
|
|
},
|
|
|
.irq_set = &r100_irq_set,
|
|
|
.irq_process = &r100_irq_process,
|
|
|
.get_vblank_counter = &r100_get_vblank_counter,
|
|
|
- .cs_parse = &r300_cs_parse,
|
|
|
.copy_blit = &r100_copy_blit,
|
|
|
.copy_dma = &r200_copy_dma,
|
|
|
.copy = &r100_copy_blit,
|
|
@@ -324,12 +324,12 @@ static struct radeon_asic r300_asic_pcie = {
|
|
|
.ib_execute = &r100_ring_ib_execute,
|
|
|
.emit_fence = &r300_fence_ring_emit,
|
|
|
.emit_semaphore = &r100_semaphore_ring_emit,
|
|
|
+ .cs_parse = &r300_cs_parse,
|
|
|
}
|
|
|
},
|
|
|
.irq_set = &r100_irq_set,
|
|
|
.irq_process = &r100_irq_process,
|
|
|
.get_vblank_counter = &r100_get_vblank_counter,
|
|
|
- .cs_parse = &r300_cs_parse,
|
|
|
.copy_blit = &r100_copy_blit,
|
|
|
.copy_dma = &r200_copy_dma,
|
|
|
.copy = &r100_copy_blit,
|
|
@@ -383,12 +383,12 @@ static struct radeon_asic r420_asic = {
|
|
|
.ib_execute = &r100_ring_ib_execute,
|
|
|
.emit_fence = &r300_fence_ring_emit,
|
|
|
.emit_semaphore = &r100_semaphore_ring_emit,
|
|
|
+ .cs_parse = &r300_cs_parse,
|
|
|
}
|
|
|
},
|
|
|
.irq_set = &r100_irq_set,
|
|
|
.irq_process = &r100_irq_process,
|
|
|
.get_vblank_counter = &r100_get_vblank_counter,
|
|
|
- .cs_parse = &r300_cs_parse,
|
|
|
.copy_blit = &r100_copy_blit,
|
|
|
.copy_dma = &r200_copy_dma,
|
|
|
.copy = &r100_copy_blit,
|
|
@@ -443,12 +443,12 @@ static struct radeon_asic rs400_asic = {
|
|
|
.ib_execute = &r100_ring_ib_execute,
|
|
|
.emit_fence = &r300_fence_ring_emit,
|
|
|
.emit_semaphore = &r100_semaphore_ring_emit,
|
|
|
+ .cs_parse = &r300_cs_parse,
|
|
|
}
|
|
|
},
|
|
|
.irq_set = &r100_irq_set,
|
|
|
.irq_process = &r100_irq_process,
|
|
|
.get_vblank_counter = &r100_get_vblank_counter,
|
|
|
- .cs_parse = &r300_cs_parse,
|
|
|
.copy_blit = &r100_copy_blit,
|
|
|
.copy_dma = &r200_copy_dma,
|
|
|
.copy = &r100_copy_blit,
|
|
@@ -503,12 +503,12 @@ static struct radeon_asic rs600_asic = {
|
|
|
.ib_execute = &r100_ring_ib_execute,
|
|
|
.emit_fence = &r300_fence_ring_emit,
|
|
|
.emit_semaphore = &r100_semaphore_ring_emit,
|
|
|
+ .cs_parse = &r300_cs_parse,
|
|
|
}
|
|
|
},
|
|
|
.irq_set = &rs600_irq_set,
|
|
|
.irq_process = &rs600_irq_process,
|
|
|
.get_vblank_counter = &rs600_get_vblank_counter,
|
|
|
- .cs_parse = &r300_cs_parse,
|
|
|
.copy_blit = &r100_copy_blit,
|
|
|
.copy_dma = &r200_copy_dma,
|
|
|
.copy = &r100_copy_blit,
|
|
@@ -563,12 +563,12 @@ static struct radeon_asic rs690_asic = {
|
|
|
.ib_execute = &r100_ring_ib_execute,
|
|
|
.emit_fence = &r300_fence_ring_emit,
|
|
|
.emit_semaphore = &r100_semaphore_ring_emit,
|
|
|
+ .cs_parse = &r300_cs_parse,
|
|
|
}
|
|
|
},
|
|
|
.irq_set = &rs600_irq_set,
|
|
|
.irq_process = &rs600_irq_process,
|
|
|
.get_vblank_counter = &rs600_get_vblank_counter,
|
|
|
- .cs_parse = &r300_cs_parse,
|
|
|
.copy_blit = &r100_copy_blit,
|
|
|
.copy_dma = &r200_copy_dma,
|
|
|
.copy = &r200_copy_dma,
|
|
@@ -623,12 +623,12 @@ static struct radeon_asic rv515_asic = {
|
|
|
.ib_execute = &r100_ring_ib_execute,
|
|
|
.emit_fence = &r300_fence_ring_emit,
|
|
|
.emit_semaphore = &r100_semaphore_ring_emit,
|
|
|
+ .cs_parse = &r300_cs_parse,
|
|
|
}
|
|
|
},
|
|
|
.irq_set = &rs600_irq_set,
|
|
|
.irq_process = &rs600_irq_process,
|
|
|
.get_vblank_counter = &rs600_get_vblank_counter,
|
|
|
- .cs_parse = &r300_cs_parse,
|
|
|
.copy_blit = &r100_copy_blit,
|
|
|
.copy_dma = &r200_copy_dma,
|
|
|
.copy = &r100_copy_blit,
|
|
@@ -683,12 +683,12 @@ static struct radeon_asic r520_asic = {
|
|
|
.ib_execute = &r100_ring_ib_execute,
|
|
|
.emit_fence = &r300_fence_ring_emit,
|
|
|
.emit_semaphore = &r100_semaphore_ring_emit,
|
|
|
+ .cs_parse = &r300_cs_parse,
|
|
|
}
|
|
|
},
|
|
|
.irq_set = &rs600_irq_set,
|
|
|
.irq_process = &rs600_irq_process,
|
|
|
.get_vblank_counter = &rs600_get_vblank_counter,
|
|
|
- .cs_parse = &r300_cs_parse,
|
|
|
.copy_blit = &r100_copy_blit,
|
|
|
.copy_dma = &r200_copy_dma,
|
|
|
.copy = &r100_copy_blit,
|
|
@@ -742,12 +742,12 @@ static struct radeon_asic r600_asic = {
|
|
|
.ib_execute = &r600_ring_ib_execute,
|
|
|
.emit_fence = &r600_fence_ring_emit,
|
|
|
.emit_semaphore = &r600_semaphore_ring_emit,
|
|
|
+ .cs_parse = &r600_cs_parse,
|
|
|
}
|
|
|
},
|
|
|
.irq_set = &r600_irq_set,
|
|
|
.irq_process = &r600_irq_process,
|
|
|
.get_vblank_counter = &rs600_get_vblank_counter,
|
|
|
- .cs_parse = &r600_cs_parse,
|
|
|
.copy_blit = &r600_copy_blit,
|
|
|
.copy_dma = NULL,
|
|
|
.copy = &r600_copy_blit,
|
|
@@ -801,12 +801,12 @@ static struct radeon_asic rs780_asic = {
|
|
|
.ib_execute = &r600_ring_ib_execute,
|
|
|
.emit_fence = &r600_fence_ring_emit,
|
|
|
.emit_semaphore = &r600_semaphore_ring_emit,
|
|
|
+ .cs_parse = &r600_cs_parse,
|
|
|
}
|
|
|
},
|
|
|
.irq_set = &r600_irq_set,
|
|
|
.irq_process = &r600_irq_process,
|
|
|
.get_vblank_counter = &rs600_get_vblank_counter,
|
|
|
- .cs_parse = &r600_cs_parse,
|
|
|
.copy_blit = &r600_copy_blit,
|
|
|
.copy_dma = NULL,
|
|
|
.copy = &r600_copy_blit,
|
|
@@ -860,12 +860,12 @@ static struct radeon_asic rv770_asic = {
|
|
|
.ib_execute = &r600_ring_ib_execute,
|
|
|
.emit_fence = &r600_fence_ring_emit,
|
|
|
.emit_semaphore = &r600_semaphore_ring_emit,
|
|
|
+ .cs_parse = &r600_cs_parse,
|
|
|
}
|
|
|
},
|
|
|
.irq_set = &r600_irq_set,
|
|
|
.irq_process = &r600_irq_process,
|
|
|
.get_vblank_counter = &rs600_get_vblank_counter,
|
|
|
- .cs_parse = &r600_cs_parse,
|
|
|
.copy_blit = &r600_copy_blit,
|
|
|
.copy_dma = NULL,
|
|
|
.copy = &r600_copy_blit,
|
|
@@ -919,12 +919,12 @@ static struct radeon_asic evergreen_asic = {
|
|
|
.ib_execute = &evergreen_ring_ib_execute,
|
|
|
.emit_fence = &r600_fence_ring_emit,
|
|
|
.emit_semaphore = &r600_semaphore_ring_emit,
|
|
|
+ .cs_parse = &evergreen_cs_parse,
|
|
|
}
|
|
|
},
|
|
|
.irq_set = &evergreen_irq_set,
|
|
|
.irq_process = &evergreen_irq_process,
|
|
|
.get_vblank_counter = &evergreen_get_vblank_counter,
|
|
|
- .cs_parse = &evergreen_cs_parse,
|
|
|
.copy_blit = &r600_copy_blit,
|
|
|
.copy_dma = NULL,
|
|
|
.copy = &r600_copy_blit,
|
|
@@ -978,12 +978,12 @@ static struct radeon_asic sumo_asic = {
|
|
|
.ib_execute = &evergreen_ring_ib_execute,
|
|
|
.emit_fence = &r600_fence_ring_emit,
|
|
|
.emit_semaphore = &r600_semaphore_ring_emit,
|
|
|
- }
|
|
|
+ .cs_parse = &evergreen_cs_parse,
|
|
|
+ },
|
|
|
},
|
|
|
.irq_set = &evergreen_irq_set,
|
|
|
.irq_process = &evergreen_irq_process,
|
|
|
.get_vblank_counter = &evergreen_get_vblank_counter,
|
|
|
- .cs_parse = &evergreen_cs_parse,
|
|
|
.copy_blit = &r600_copy_blit,
|
|
|
.copy_dma = NULL,
|
|
|
.copy = &r600_copy_blit,
|
|
@@ -1037,12 +1037,12 @@ static struct radeon_asic btc_asic = {
|
|
|
.ib_execute = &evergreen_ring_ib_execute,
|
|
|
.emit_fence = &r600_fence_ring_emit,
|
|
|
.emit_semaphore = &r600_semaphore_ring_emit,
|
|
|
+ .cs_parse = &evergreen_cs_parse,
|
|
|
}
|
|
|
},
|
|
|
.irq_set = &evergreen_irq_set,
|
|
|
.irq_process = &evergreen_irq_process,
|
|
|
.get_vblank_counter = &evergreen_get_vblank_counter,
|
|
|
- .cs_parse = &evergreen_cs_parse,
|
|
|
.copy_blit = &r600_copy_blit,
|
|
|
.copy_dma = NULL,
|
|
|
.copy = &r600_copy_blit,
|
|
@@ -1107,24 +1107,26 @@ static struct radeon_asic cayman_asic = {
|
|
|
.ib_parse = &evergreen_ib_parse,
|
|
|
.emit_fence = &cayman_fence_ring_emit,
|
|
|
.emit_semaphore = &r600_semaphore_ring_emit,
|
|
|
+ .cs_parse = &evergreen_cs_parse,
|
|
|
},
|
|
|
[CAYMAN_RING_TYPE_CP1_INDEX] = {
|
|
|
.ib_execute = &cayman_ring_ib_execute,
|
|
|
.ib_parse = &evergreen_ib_parse,
|
|
|
.emit_fence = &cayman_fence_ring_emit,
|
|
|
.emit_semaphore = &r600_semaphore_ring_emit,
|
|
|
+ .cs_parse = &evergreen_cs_parse,
|
|
|
},
|
|
|
[CAYMAN_RING_TYPE_CP2_INDEX] = {
|
|
|
.ib_execute = &cayman_ring_ib_execute,
|
|
|
.ib_parse = &evergreen_ib_parse,
|
|
|
.emit_fence = &cayman_fence_ring_emit,
|
|
|
.emit_semaphore = &r600_semaphore_ring_emit,
|
|
|
+ .cs_parse = &evergreen_cs_parse,
|
|
|
}
|
|
|
},
|
|
|
.irq_set = &evergreen_irq_set,
|
|
|
.irq_process = &evergreen_irq_process,
|
|
|
.get_vblank_counter = &evergreen_get_vblank_counter,
|
|
|
- .cs_parse = &evergreen_cs_parse,
|
|
|
.copy_blit = &r600_copy_blit,
|
|
|
.copy_dma = NULL,
|
|
|
.copy = &r600_copy_blit,
|