|
@@ -563,8 +563,9 @@ static int
|
|
|
assign_irq_vector(int irq, struct irq_cfg *cfg, const struct cpumask *mask);
|
|
|
|
|
|
/*
|
|
|
- * Either sets desc->affinity to a valid value, and returns cpu_mask_to_apicid
|
|
|
- * of that, or returns BAD_APICID and leaves desc->affinity untouched.
|
|
|
+ * Either sets desc->affinity to a valid value, and returns
|
|
|
+ * ->cpu_mask_to_apicid of that, or returns BAD_APICID and
|
|
|
+ * leaves desc->affinity untouched.
|
|
|
*/
|
|
|
static unsigned int
|
|
|
set_desc_affinity(struct irq_desc *desc, const struct cpumask *mask)
|
|
@@ -582,7 +583,8 @@ set_desc_affinity(struct irq_desc *desc, const struct cpumask *mask)
|
|
|
|
|
|
cpumask_and(desc->affinity, cfg->domain, mask);
|
|
|
set_extra_move_desc(desc, mask);
|
|
|
- return cpu_mask_to_apicid_and(desc->affinity, cpu_online_mask);
|
|
|
+
|
|
|
+ return apic->cpu_mask_to_apicid_and(desc->affinity, cpu_online_mask);
|
|
|
}
|
|
|
|
|
|
static void
|
|
@@ -1562,7 +1564,7 @@ static void setup_IO_APIC_irq(int apic_id, int pin, unsigned int irq, struct irq
|
|
|
if (assign_irq_vector(irq, cfg, apic->target_cpus()))
|
|
|
return;
|
|
|
|
|
|
- dest = cpu_mask_to_apicid_and(cfg->domain, apic->target_cpus());
|
|
|
+ dest = apic->cpu_mask_to_apicid_and(cfg->domain, apic->target_cpus());
|
|
|
|
|
|
apic_printk(APIC_VERBOSE,KERN_DEBUG
|
|
|
"IOAPIC[%d]: Set routing entry (%d-%d -> 0x%x -> "
|
|
@@ -1666,7 +1668,7 @@ static void __init setup_timer_IRQ0_pin(unsigned int apic_id, unsigned int pin,
|
|
|
*/
|
|
|
entry.dest_mode = apic->irq_dest_mode;
|
|
|
entry.mask = 1; /* mask IRQ now */
|
|
|
- entry.dest = cpu_mask_to_apicid(apic->target_cpus());
|
|
|
+ entry.dest = apic->cpu_mask_to_apicid(apic->target_cpus());
|
|
|
entry.delivery_mode = apic->irq_delivery_mode;
|
|
|
entry.polarity = 0;
|
|
|
entry.trigger = 0;
|
|
@@ -2367,7 +2369,7 @@ migrate_ioapic_irq_desc(struct irq_desc *desc, const struct cpumask *mask)
|
|
|
|
|
|
set_extra_move_desc(desc, mask);
|
|
|
|
|
|
- dest = cpu_mask_to_apicid_and(cfg->domain, mask);
|
|
|
+ dest = apic->cpu_mask_to_apicid_and(cfg->domain, mask);
|
|
|
|
|
|
modify_ioapic_rte = desc->status & IRQ_LEVEL;
|
|
|
if (modify_ioapic_rte) {
|
|
@@ -3270,7 +3272,7 @@ static int msi_compose_msg(struct pci_dev *pdev, unsigned int irq, struct msi_ms
|
|
|
if (err)
|
|
|
return err;
|
|
|
|
|
|
- dest = cpu_mask_to_apicid_and(cfg->domain, apic->target_cpus());
|
|
|
+ dest = apic->cpu_mask_to_apicid_and(cfg->domain, apic->target_cpus());
|
|
|
|
|
|
#ifdef CONFIG_INTR_REMAP
|
|
|
if (irq_remapped(irq)) {
|
|
@@ -3708,7 +3710,8 @@ int arch_setup_ht_irq(unsigned int irq, struct pci_dev *dev)
|
|
|
struct ht_irq_msg msg;
|
|
|
unsigned dest;
|
|
|
|
|
|
- dest = cpu_mask_to_apicid_and(cfg->domain, apic->target_cpus());
|
|
|
+ dest = apic->cpu_mask_to_apicid_and(cfg->domain,
|
|
|
+ apic->target_cpus());
|
|
|
|
|
|
msg.address_hi = HT_IRQ_HIGH_DEST_ID(dest);
|
|
|
|
|
@@ -3773,7 +3776,7 @@ int arch_enable_uv_irq(char *irq_name, unsigned int irq, int cpu, int mmr_blade,
|
|
|
entry->polarity = 0;
|
|
|
entry->trigger = 0;
|
|
|
entry->mask = 0;
|
|
|
- entry->dest = cpu_mask_to_apicid(eligible_cpu);
|
|
|
+ entry->dest = apic->cpu_mask_to_apicid(eligible_cpu);
|
|
|
|
|
|
mmr_pnode = uv_blade_to_pnode(mmr_blade);
|
|
|
uv_write_global_mmr64(mmr_pnode, mmr_offset, mmr_value);
|