|
@@ -1742,7 +1742,8 @@ static int tg3_phy_reset(struct tg3 *tp)
|
|
|
tw32(TG3_CPMU_CTRL, cpmuctrl);
|
|
|
}
|
|
|
|
|
|
- if (tp->tg3_flags3 & TG3_FLG3_5761_5784_AX_FIXES) {
|
|
|
+ if (GET_CHIP_REV(tp->pci_chip_rev_id) == CHIPREV_5784_AX ||
|
|
|
+ GET_CHIP_REV(tp->pci_chip_rev_id) == CHIPREV_5761_AX) {
|
|
|
u32 val;
|
|
|
|
|
|
val = tr32(TG3_CPMU_LSPD_1000MB_CLK);
|
|
@@ -2004,7 +2005,8 @@ static void tg3_power_down_phy(struct tg3 *tp)
|
|
|
(tp->tg3_flags2 & TG3_FLG2_MII_SERDES)))
|
|
|
return;
|
|
|
|
|
|
- if (tp->tg3_flags3 & TG3_FLG3_5761_5784_AX_FIXES) {
|
|
|
+ if (GET_CHIP_REV(tp->pci_chip_rev_id) == CHIPREV_5784_AX ||
|
|
|
+ GET_CHIP_REV(tp->pci_chip_rev_id) == CHIPREV_5761_AX) {
|
|
|
val = tr32(TG3_CPMU_LSPD_1000MB_CLK);
|
|
|
val &= ~CPMU_LSPD_1000MB_MACCLK_MASK;
|
|
|
val |= CPMU_LSPD_1000MB_MACCLK_12_5;
|
|
@@ -3815,8 +3817,7 @@ static int tg3_setup_phy(struct tg3 *tp, int force_reset)
|
|
|
err = tg3_setup_copper_phy(tp, force_reset);
|
|
|
}
|
|
|
|
|
|
- if (tp->pci_chip_rev_id == CHIPREV_ID_5784_A0 ||
|
|
|
- tp->pci_chip_rev_id == CHIPREV_ID_5784_A1) {
|
|
|
+ if (GET_CHIP_REV(tp->pci_chip_rev_id) == CHIPREV_5784_AX) {
|
|
|
u32 val, scale;
|
|
|
|
|
|
val = tr32(TG3_CPMU_CLCK_STAT) & CPMU_CLCK_STAT_MAC_CLCK_MASK;
|
|
@@ -7044,8 +7045,7 @@ static int tg3_reset_hw(struct tg3 *tp, int reset_phy)
|
|
|
|
|
|
tg3_write_sig_legacy(tp, RESET_KIND_INIT);
|
|
|
|
|
|
- if (tp->pci_chip_rev_id == CHIPREV_ID_5784_A0 ||
|
|
|
- tp->pci_chip_rev_id == CHIPREV_ID_5784_A1) {
|
|
|
+ if (GET_CHIP_REV(tp->pci_chip_rev_id) == CHIPREV_5784_AX) {
|
|
|
val = tr32(TG3_CPMU_CTRL);
|
|
|
val &= ~(CPMU_CTRL_LINK_AWARE_MODE | CPMU_CTRL_LINK_IDLE_MODE);
|
|
|
tw32(TG3_CPMU_CTRL, val);
|
|
@@ -12283,16 +12283,9 @@ static int __devinit tg3_get_invariants(struct tg3 *tp)
|
|
|
|
|
|
if (GET_ASIC_REV(tp->pci_chip_rev_id) == ASIC_REV_5784 ||
|
|
|
GET_ASIC_REV(tp->pci_chip_rev_id) == ASIC_REV_5761 ||
|
|
|
- GET_ASIC_REV(tp->pci_chip_rev_id) == ASIC_REV_5785) {
|
|
|
+ GET_ASIC_REV(tp->pci_chip_rev_id) == ASIC_REV_5785)
|
|
|
tp->tg3_flags |= TG3_FLAG_CPMU_PRESENT;
|
|
|
|
|
|
- if (tp->pci_chip_rev_id == CHIPREV_ID_5784_A0 ||
|
|
|
- tp->pci_chip_rev_id == CHIPREV_ID_5784_A1 ||
|
|
|
- tp->pci_chip_rev_id == CHIPREV_ID_5761_A0 ||
|
|
|
- tp->pci_chip_rev_id == CHIPREV_ID_5761_A1)
|
|
|
- tp->tg3_flags3 |= TG3_FLG3_5761_5784_AX_FIXES;
|
|
|
- }
|
|
|
-
|
|
|
/* Set up tp->grc_local_ctrl before calling tg3_set_power_state().
|
|
|
* GPIO1 driven high will bring 5700's external PHY out of reset.
|
|
|
* It is also used as eeprom write protect on LOMs.
|