|
@@ -61,8 +61,8 @@
|
|
|
|
|
|
#define DRV_MODULE_NAME "tg3"
|
|
#define DRV_MODULE_NAME "tg3"
|
|
#define PFX DRV_MODULE_NAME ": "
|
|
#define PFX DRV_MODULE_NAME ": "
|
|
-#define DRV_MODULE_VERSION "3.27"
|
|
|
|
-#define DRV_MODULE_RELDATE "May 5, 2005"
|
|
|
|
|
|
+#define DRV_MODULE_VERSION "3.29"
|
|
|
|
+#define DRV_MODULE_RELDATE "May 23, 2005"
|
|
|
|
|
|
#define TG3_DEF_MAC_MODE 0
|
|
#define TG3_DEF_MAC_MODE 0
|
|
#define TG3_DEF_RX_MODE 0
|
|
#define TG3_DEF_RX_MODE 0
|
|
@@ -206,6 +206,8 @@ static struct pci_device_id tg3_pci_tbl[] = {
|
|
PCI_ANY_ID, PCI_ANY_ID, 0, 0, 0UL },
|
|
PCI_ANY_ID, PCI_ANY_ID, 0, 0, 0UL },
|
|
{ PCI_VENDOR_ID_BROADCOM, PCI_DEVICE_ID_TIGON3_5752,
|
|
{ PCI_VENDOR_ID_BROADCOM, PCI_DEVICE_ID_TIGON3_5752,
|
|
PCI_ANY_ID, PCI_ANY_ID, 0, 0, 0UL },
|
|
PCI_ANY_ID, PCI_ANY_ID, 0, 0, 0UL },
|
|
|
|
+ { PCI_VENDOR_ID_BROADCOM, PCI_DEVICE_ID_TIGON3_5752M,
|
|
|
|
+ PCI_ANY_ID, PCI_ANY_ID, 0, 0, 0UL },
|
|
{ PCI_VENDOR_ID_BROADCOM, PCI_DEVICE_ID_TIGON3_5753,
|
|
{ PCI_VENDOR_ID_BROADCOM, PCI_DEVICE_ID_TIGON3_5753,
|
|
PCI_ANY_ID, PCI_ANY_ID, 0, 0, 0UL },
|
|
PCI_ANY_ID, PCI_ANY_ID, 0, 0, 0UL },
|
|
{ PCI_VENDOR_ID_BROADCOM, PCI_DEVICE_ID_TIGON3_5753M,
|
|
{ PCI_VENDOR_ID_BROADCOM, PCI_DEVICE_ID_TIGON3_5753M,
|
|
@@ -8994,7 +8996,7 @@ static int __devinit tg3_do_test_dma(struct tg3 *tp, u32 *buf, dma_addr_t buf_dm
|
|
return ret;
|
|
return ret;
|
|
}
|
|
}
|
|
|
|
|
|
-#define TEST_BUFFER_SIZE 0x400
|
|
|
|
|
|
+#define TEST_BUFFER_SIZE 0x2000
|
|
|
|
|
|
static int __devinit tg3_test_dma(struct tg3 *tp)
|
|
static int __devinit tg3_test_dma(struct tg3 *tp)
|
|
{
|
|
{
|