|
@@ -1205,6 +1205,36 @@
|
|
|
>;
|
|
|
};
|
|
|
|
|
|
+ pinctrl_usdhc3_1_100mhz: usdhc3grp-1-100mhz { /* 100Mhz */
|
|
|
+ fsl,pins = <
|
|
|
+ MX6QDL_PAD_SD3_CMD__SD3_CMD 0x170b9
|
|
|
+ MX6QDL_PAD_SD3_CLK__SD3_CLK 0x100b9
|
|
|
+ MX6QDL_PAD_SD3_DAT0__SD3_DATA0 0x170b9
|
|
|
+ MX6QDL_PAD_SD3_DAT1__SD3_DATA1 0x170b9
|
|
|
+ MX6QDL_PAD_SD3_DAT2__SD3_DATA2 0x170b9
|
|
|
+ MX6QDL_PAD_SD3_DAT3__SD3_DATA3 0x170b9
|
|
|
+ MX6QDL_PAD_SD3_DAT4__SD3_DATA4 0x170b9
|
|
|
+ MX6QDL_PAD_SD3_DAT5__SD3_DATA5 0x170b9
|
|
|
+ MX6QDL_PAD_SD3_DAT6__SD3_DATA6 0x170b9
|
|
|
+ MX6QDL_PAD_SD3_DAT7__SD3_DATA7 0x170b9
|
|
|
+ >;
|
|
|
+ };
|
|
|
+
|
|
|
+ pinctrl_usdhc3_1_200mhz: usdhc3grp-1-200mhz { /* 200Mhz */
|
|
|
+ fsl,pins = <
|
|
|
+ MX6QDL_PAD_SD3_CMD__SD3_CMD 0x170f9
|
|
|
+ MX6QDL_PAD_SD3_CLK__SD3_CLK 0x100f9
|
|
|
+ MX6QDL_PAD_SD3_DAT0__SD3_DATA0 0x170f9
|
|
|
+ MX6QDL_PAD_SD3_DAT1__SD3_DATA1 0x170f9
|
|
|
+ MX6QDL_PAD_SD3_DAT2__SD3_DATA2 0x170f9
|
|
|
+ MX6QDL_PAD_SD3_DAT3__SD3_DATA3 0x170f9
|
|
|
+ MX6QDL_PAD_SD3_DAT4__SD3_DATA4 0x170f9
|
|
|
+ MX6QDL_PAD_SD3_DAT5__SD3_DATA5 0x170f9
|
|
|
+ MX6QDL_PAD_SD3_DAT6__SD3_DATA6 0x170f9
|
|
|
+ MX6QDL_PAD_SD3_DAT7__SD3_DATA7 0x170f9
|
|
|
+ >;
|
|
|
+ };
|
|
|
+
|
|
|
pinctrl_usdhc3_2: usdhc3grp-2 {
|
|
|
fsl,pins = <
|
|
|
MX6QDL_PAD_SD3_CMD__SD3_CMD 0x17059
|