|
@@ -80,14 +80,13 @@ static inline void iwl_free_dma_ptr(struct iwl_priv *priv,
|
|
|
/**
|
|
|
* iwl_txq_update_write_ptr - Send new write index to hardware
|
|
|
*/
|
|
|
-int iwl_txq_update_write_ptr(struct iwl_priv *priv, struct iwl_tx_queue *txq)
|
|
|
+void iwl_txq_update_write_ptr(struct iwl_priv *priv, struct iwl_tx_queue *txq)
|
|
|
{
|
|
|
u32 reg = 0;
|
|
|
- int ret = 0;
|
|
|
int txq_id = txq->q.id;
|
|
|
|
|
|
if (txq->need_update == 0)
|
|
|
- return ret;
|
|
|
+ return;
|
|
|
|
|
|
/* if we're trying to save power */
|
|
|
if (test_bit(STATUS_POWER_PMI, &priv->status)) {
|
|
@@ -101,7 +100,7 @@ int iwl_txq_update_write_ptr(struct iwl_priv *priv, struct iwl_tx_queue *txq)
|
|
|
txq_id, reg);
|
|
|
iwl_set_bit(priv, CSR_GP_CNTRL,
|
|
|
CSR_GP_CNTRL_REG_FLAG_MAC_ACCESS_REQ);
|
|
|
- return ret;
|
|
|
+ return;
|
|
|
}
|
|
|
|
|
|
iwl_write_direct32(priv, HBUS_TARG_WRPTR,
|
|
@@ -114,8 +113,6 @@ int iwl_txq_update_write_ptr(struct iwl_priv *priv, struct iwl_tx_queue *txq)
|
|
|
txq->q.write_ptr | (txq_id << 8));
|
|
|
|
|
|
txq->need_update = 0;
|
|
|
-
|
|
|
- return ret;
|
|
|
}
|
|
|
EXPORT_SYMBOL(iwl_txq_update_write_ptr);
|
|
|
|
|
@@ -731,7 +728,6 @@ int iwl_tx_skb(struct iwl_priv *priv, struct sk_buff *skb)
|
|
|
u8 tid = 0;
|
|
|
u8 *qc = NULL;
|
|
|
unsigned long flags;
|
|
|
- int ret;
|
|
|
|
|
|
spin_lock_irqsave(&priv->lock, flags);
|
|
|
if (iwl_is_rfkill(priv)) {
|
|
@@ -951,7 +947,7 @@ int iwl_tx_skb(struct iwl_priv *priv, struct sk_buff *skb)
|
|
|
|
|
|
/* Tell device the write index *just past* this latest filled TFD */
|
|
|
q->write_ptr = iwl_queue_inc_wrap(q->write_ptr, q->n_bd);
|
|
|
- ret = iwl_txq_update_write_ptr(priv, txq);
|
|
|
+ iwl_txq_update_write_ptr(priv, txq);
|
|
|
spin_unlock_irqrestore(&priv->lock, flags);
|
|
|
|
|
|
/*
|
|
@@ -965,9 +961,6 @@ int iwl_tx_skb(struct iwl_priv *priv, struct sk_buff *skb)
|
|
|
if (sta_priv && sta_priv->client)
|
|
|
atomic_inc(&sta_priv->pending_frames);
|
|
|
|
|
|
- if (ret)
|
|
|
- return ret;
|
|
|
-
|
|
|
if ((iwl_queue_space(q) < q->high_mark) && priv->mac80211_registered) {
|
|
|
if (wait_write_ptr) {
|
|
|
spin_lock_irqsave(&priv->lock, flags);
|
|
@@ -1006,7 +999,7 @@ int iwl_enqueue_hcmd(struct iwl_priv *priv, struct iwl_host_cmd *cmd)
|
|
|
struct iwl_cmd_meta *out_meta;
|
|
|
dma_addr_t phys_addr;
|
|
|
unsigned long flags;
|
|
|
- int len, ret;
|
|
|
+ int len;
|
|
|
u32 idx;
|
|
|
u16 fix_size;
|
|
|
|
|
@@ -1103,10 +1096,10 @@ int iwl_enqueue_hcmd(struct iwl_priv *priv, struct iwl_host_cmd *cmd)
|
|
|
|
|
|
/* Increment and update queue's write index */
|
|
|
q->write_ptr = iwl_queue_inc_wrap(q->write_ptr, q->n_bd);
|
|
|
- ret = iwl_txq_update_write_ptr(priv, txq);
|
|
|
+ iwl_txq_update_write_ptr(priv, txq);
|
|
|
|
|
|
spin_unlock_irqrestore(&priv->hcmd_lock, flags);
|
|
|
- return ret ? ret : idx;
|
|
|
+ return idx;
|
|
|
}
|
|
|
|
|
|
static void iwl_tx_status(struct iwl_priv *priv, struct sk_buff *skb)
|