|
@@ -31,7 +31,6 @@
|
|
#define PT_LVL_ADDR_MASK(lvl) PT64_LVL_ADDR_MASK(lvl)
|
|
#define PT_LVL_ADDR_MASK(lvl) PT64_LVL_ADDR_MASK(lvl)
|
|
#define PT_LVL_OFFSET_MASK(lvl) PT64_LVL_OFFSET_MASK(lvl)
|
|
#define PT_LVL_OFFSET_MASK(lvl) PT64_LVL_OFFSET_MASK(lvl)
|
|
#define PT_INDEX(addr, level) PT64_INDEX(addr, level)
|
|
#define PT_INDEX(addr, level) PT64_INDEX(addr, level)
|
|
- #define PT_LEVEL_MASK(level) PT64_LEVEL_MASK(level)
|
|
|
|
#define PT_LEVEL_BITS PT64_LEVEL_BITS
|
|
#define PT_LEVEL_BITS PT64_LEVEL_BITS
|
|
#ifdef CONFIG_X86_64
|
|
#ifdef CONFIG_X86_64
|
|
#define PT_MAX_FULL_LEVELS 4
|
|
#define PT_MAX_FULL_LEVELS 4
|
|
@@ -48,7 +47,6 @@
|
|
#define PT_LVL_ADDR_MASK(lvl) PT32_LVL_ADDR_MASK(lvl)
|
|
#define PT_LVL_ADDR_MASK(lvl) PT32_LVL_ADDR_MASK(lvl)
|
|
#define PT_LVL_OFFSET_MASK(lvl) PT32_LVL_OFFSET_MASK(lvl)
|
|
#define PT_LVL_OFFSET_MASK(lvl) PT32_LVL_OFFSET_MASK(lvl)
|
|
#define PT_INDEX(addr, level) PT32_INDEX(addr, level)
|
|
#define PT_INDEX(addr, level) PT32_INDEX(addr, level)
|
|
- #define PT_LEVEL_MASK(level) PT32_LEVEL_MASK(level)
|
|
|
|
#define PT_LEVEL_BITS PT32_LEVEL_BITS
|
|
#define PT_LEVEL_BITS PT32_LEVEL_BITS
|
|
#define PT_MAX_FULL_LEVELS 2
|
|
#define PT_MAX_FULL_LEVELS 2
|
|
#define CMPXCHG cmpxchg
|
|
#define CMPXCHG cmpxchg
|
|
@@ -827,7 +825,6 @@ static int FNAME(sync_page)(struct kvm_vcpu *vcpu, struct kvm_mmu_page *sp)
|
|
#undef FNAME
|
|
#undef FNAME
|
|
#undef PT_BASE_ADDR_MASK
|
|
#undef PT_BASE_ADDR_MASK
|
|
#undef PT_INDEX
|
|
#undef PT_INDEX
|
|
-#undef PT_LEVEL_MASK
|
|
|
|
#undef PT_LVL_ADDR_MASK
|
|
#undef PT_LVL_ADDR_MASK
|
|
#undef PT_LVL_OFFSET_MASK
|
|
#undef PT_LVL_OFFSET_MASK
|
|
#undef PT_LEVEL_BITS
|
|
#undef PT_LEVEL_BITS
|