|
@@ -76,6 +76,10 @@
|
|
|
|
|
|
#define AES_REG_LENGTH_N(x) (0x54 + ((x) * 0x04))
|
|
|
|
|
|
+#define AES_REG_IRQ_STATUS(dd) ((dd)->pdata->irq_status_ofs)
|
|
|
+#define AES_REG_IRQ_ENABLE(dd) ((dd)->pdata->irq_enable_ofs)
|
|
|
+#define AES_REG_IRQ_DATA_IN BIT(1)
|
|
|
+#define AES_REG_IRQ_DATA_OUT BIT(2)
|
|
|
#define DEFAULT_TIMEOUT (5*HZ)
|
|
|
|
|
|
#define FLAGS_MODE_MASK 0x000f
|
|
@@ -121,6 +125,8 @@ struct omap_aes_pdata {
|
|
|
u32 data_ofs;
|
|
|
u32 rev_ofs;
|
|
|
u32 mask_ofs;
|
|
|
+ u32 irq_enable_ofs;
|
|
|
+ u32 irq_status_ofs;
|
|
|
|
|
|
u32 dma_enable_in;
|
|
|
u32 dma_enable_out;
|
|
@@ -847,6 +853,8 @@ static const struct omap_aes_pdata omap_aes_pdata_omap4 = {
|
|
|
.data_ofs = 0x60,
|
|
|
.rev_ofs = 0x80,
|
|
|
.mask_ofs = 0x84,
|
|
|
+ .irq_status_ofs = 0x8c,
|
|
|
+ .irq_enable_ofs = 0x90,
|
|
|
.dma_enable_in = BIT(5),
|
|
|
.dma_enable_out = BIT(6),
|
|
|
.major_mask = 0x0700,
|