|
@@ -36,12 +36,11 @@
|
|
OMAP3430_PM_PREPWSTST)
|
|
OMAP3430_PM_PREPWSTST)
|
|
#define PM_PREPWSTST_MPU_V OMAP34XX_PRM_REGADDR(MPU_MOD, \
|
|
#define PM_PREPWSTST_MPU_V OMAP34XX_PRM_REGADDR(MPU_MOD, \
|
|
OMAP3430_PM_PREPWSTST)
|
|
OMAP3430_PM_PREPWSTST)
|
|
-#define PM_PWSTCTRL_MPU_P OMAP34XX_PRM_REGADDR(MPU_MOD, PM_PWSTCTRL)
|
|
|
|
|
|
+#define PM_PWSTCTRL_MPU_P OMAP3430_PRM_BASE + MPU_MOD + PM_PWSTCTRL
|
|
#define SCRATCHPAD_MEM_OFFS 0x310 /* Move this as correct place is
|
|
#define SCRATCHPAD_MEM_OFFS 0x310 /* Move this as correct place is
|
|
* available */
|
|
* available */
|
|
-#define SCRATCHPAD_BASE_P OMAP343X_CTRL_REGADDR(\
|
|
|
|
- OMAP343X_CONTROL_MEM_WKUP +\
|
|
|
|
- SCRATCHPAD_MEM_OFFS)
|
|
|
|
|
|
+#define SCRATCHPAD_BASE_P (OMAP343X_CTRL_BASE + OMAP343X_CONTROL_MEM_WKUP\
|
|
|
|
+ + SCRATCHPAD_MEM_OFFS)
|
|
#define SDRC_POWER_V OMAP34XX_SDRC_REGADDR(SDRC_POWER)
|
|
#define SDRC_POWER_V OMAP34XX_SDRC_REGADDR(SDRC_POWER)
|
|
|
|
|
|
.text
|
|
.text
|
|
@@ -96,7 +95,7 @@ loop:
|
|
|
|
|
|
ldmfd sp!, {r0-r12, pc} @ restore regs and return
|
|
ldmfd sp!, {r0-r12, pc} @ restore regs and return
|
|
restore:
|
|
restore:
|
|
- /* b restore*/ @ Enable to debug restore code
|
|
|
|
|
|
+ /* b restore*/ @ Enable to debug restore code
|
|
/* Check what was the reason for mpu reset and store the reason in r9*/
|
|
/* Check what was the reason for mpu reset and store the reason in r9*/
|
|
/* 1 - Only L1 and logic lost */
|
|
/* 1 - Only L1 and logic lost */
|
|
/* 2 - Only L2 lost - In this case, we wont be here */
|
|
/* 2 - Only L2 lost - In this case, we wont be here */
|
|
@@ -416,8 +415,6 @@ scratchpad_base:
|
|
.word SCRATCHPAD_BASE_P
|
|
.word SCRATCHPAD_BASE_P
|
|
sdrc_power:
|
|
sdrc_power:
|
|
.word SDRC_POWER_V
|
|
.word SDRC_POWER_V
|
|
-context_mem:
|
|
|
|
- .word 0x803E3E14
|
|
|
|
clk_stabilize_delay:
|
|
clk_stabilize_delay:
|
|
.word 0x000001FF
|
|
.word 0x000001FF
|
|
assoc_mask:
|
|
assoc_mask:
|