|
@@ -7704,6 +7704,8 @@ static int tg3_reset_hw(struct tg3 *tp, int reset_phy)
|
|
|
GET_ASIC_REV(tp->pci_chip_rev_id) == ASIC_REV_57765) {
|
|
|
val = tr32(TG3PCI_DMA_RW_CTRL) &
|
|
|
~DMA_RWCTRL_DIS_CACHE_ALIGNMENT;
|
|
|
+ if (tp->pci_chip_rev_id == CHIPREV_ID_57765_A0)
|
|
|
+ val &= ~DMA_RWCTRL_CRDRDR_RDMA_MRRS_MSK;
|
|
|
tw32(TG3PCI_DMA_RW_CTRL, val | tp->dma_rwctrl);
|
|
|
} else if (GET_ASIC_REV(tp->pci_chip_rev_id) != ASIC_REV_5784 &&
|
|
|
GET_ASIC_REV(tp->pci_chip_rev_id) != ASIC_REV_5761) {
|