|
@@ -312,7 +312,25 @@ bool ath9k_hw_init_rf(struct ath_hw *ah,
|
|
|
#define AR_PHY_NEW_ADC_DC_GAIN_CORR(_i) (0x99b4 + ((_i) << 12))
|
|
|
#define AR_PHY_NEW_ADC_GAIN_CORR_ENABLE 0x40000000
|
|
|
#define AR_PHY_NEW_ADC_DC_OFFSET_CORR_ENABLE 0x80000000
|
|
|
-#define AR_PHY_MULTICHAIN_GAIN_CTL 0x99ac
|
|
|
+
|
|
|
+#define AR_PHY_MULTICHAIN_GAIN_CTL 0x99ac
|
|
|
+#define AR_PHY_9285_ANT_DIV_CTL_ALL 0x7f000000
|
|
|
+#define AR_PHY_9285_ANT_DIV_CTL 0x01000000
|
|
|
+#define AR_PHY_9285_ANT_DIV_CTL_S 24
|
|
|
+#define AR_PHY_9285_ANT_DIV_ALT_LNACONF 0x06000000
|
|
|
+#define AR_PHY_9285_ANT_DIV_ALT_LNACONF_S 25
|
|
|
+#define AR_PHY_9285_ANT_DIV_MAIN_LNACONF 0x18000000
|
|
|
+#define AR_PHY_9285_ANT_DIV_MAIN_LNACONF_S 27
|
|
|
+#define AR_PHY_9285_ANT_DIV_ALT_GAINTB 0x20000000
|
|
|
+#define AR_PHY_9285_ANT_DIV_ALT_GAINTB_S 29
|
|
|
+#define AR_PHY_9285_ANT_DIV_MAIN_GAINTB 0x40000000
|
|
|
+#define AR_PHY_9285_ANT_DIV_MAIN_GAINTB_S 30
|
|
|
+#define AR_PHY_9285_ANT_DIV_LNA1 2
|
|
|
+#define AR_PHY_9285_ANT_DIV_LNA2 1
|
|
|
+#define AR_PHY_9285_ANT_DIV_LNA1_PLUS_LNA2 3
|
|
|
+#define AR_PHY_9285_ANT_DIV_LNA1_MINUS_LNA2 0
|
|
|
+#define AR_PHY_9285_ANT_DIV_GAINTB_0 0
|
|
|
+#define AR_PHY_9285_ANT_DIV_GAINTB_1 1
|
|
|
|
|
|
#define AR_PHY_EXT_CCA0 0x99b8
|
|
|
#define AR_PHY_EXT_CCA0_THRESH62 0x000000FF
|