|
@@ -54,6 +54,7 @@
|
|
|
#define MII_VSC8221_AUXCONSTAT_INIT 0x0004 /* need to set this bit? */
|
|
|
#define MII_VSC8221_AUXCONSTAT_RESERVED 0x0004
|
|
|
|
|
|
+#define PHY_ID_VSC8234 0x000fc620
|
|
|
#define PHY_ID_VSC8244 0x000fc6c0
|
|
|
#define PHY_ID_VSC8221 0x000fc550
|
|
|
#define PHY_ID_VSC8211 0x000fc4b0
|
|
@@ -118,7 +119,8 @@ static int vsc82xx_config_intr(struct phy_device *phydev)
|
|
|
|
|
|
if (phydev->interrupts == PHY_INTERRUPT_ENABLED)
|
|
|
err = phy_write(phydev, MII_VSC8244_IMASK,
|
|
|
- phydev->drv->phy_id == PHY_ID_VSC8244 ?
|
|
|
+ (phydev->drv->phy_id == PHY_ID_VSC8234 ||
|
|
|
+ phydev->drv->phy_id == PHY_ID_VSC8244) ?
|
|
|
MII_VSC8244_IMASK_MASK :
|
|
|
MII_VSC8221_IMASK_MASK);
|
|
|
else {
|
|
@@ -149,9 +151,21 @@ static int vsc8221_config_init(struct phy_device *phydev)
|
|
|
*/
|
|
|
}
|
|
|
|
|
|
-/* Vitesse 824x */
|
|
|
+/* Vitesse 82xx */
|
|
|
static struct phy_driver vsc82xx_driver[] = {
|
|
|
{
|
|
|
+ .phy_id = PHY_ID_VSC8234,
|
|
|
+ .name = "Vitesse VSC8234",
|
|
|
+ .phy_id_mask = 0x000ffff0,
|
|
|
+ .features = PHY_GBIT_FEATURES,
|
|
|
+ .flags = PHY_HAS_INTERRUPT,
|
|
|
+ .config_init = &vsc824x_config_init,
|
|
|
+ .config_aneg = &genphy_config_aneg,
|
|
|
+ .read_status = &genphy_read_status,
|
|
|
+ .ack_interrupt = &vsc824x_ack_interrupt,
|
|
|
+ .config_intr = &vsc82xx_config_intr,
|
|
|
+ .driver = { .owner = THIS_MODULE,},
|
|
|
+}, {
|
|
|
.phy_id = PHY_ID_VSC8244,
|
|
|
.name = "Vitesse VSC8244",
|
|
|
.phy_id_mask = 0x000fffc0,
|
|
@@ -207,6 +221,7 @@ module_init(vsc82xx_init);
|
|
|
module_exit(vsc82xx_exit);
|
|
|
|
|
|
static struct mdio_device_id __maybe_unused vitesse_tbl[] = {
|
|
|
+ { PHY_ID_VSC8234, 0x000ffff0 },
|
|
|
{ PHY_ID_VSC8244, 0x000fffc0 },
|
|
|
{ PHY_ID_VSC8221, 0x000ffff0 },
|
|
|
{ PHY_ID_VSC8211, 0x000ffff0 },
|