|
@@ -16193,12 +16193,12 @@ static int tg3_get_invariants(struct tg3 *tp, const struct pci_device_id *ent)
|
|
|
* So explicitly force the chip into D0 here.
|
|
|
*/
|
|
|
pci_read_config_dword(tp->pdev,
|
|
|
- tp->pm_cap + PCI_PM_CTRL,
|
|
|
+ tp->pdev->pm_cap + PCI_PM_CTRL,
|
|
|
&pm_reg);
|
|
|
pm_reg &= ~PCI_PM_CTRL_STATE_MASK;
|
|
|
pm_reg |= PCI_PM_CTRL_PME_ENABLE | 0 /* D0 */;
|
|
|
pci_write_config_dword(tp->pdev,
|
|
|
- tp->pm_cap + PCI_PM_CTRL,
|
|
|
+ tp->pdev->pm_cap + PCI_PM_CTRL,
|
|
|
pm_reg);
|
|
|
|
|
|
/* Also, force SERR#/PERR# in PCI command. */
|
|
@@ -17347,7 +17347,6 @@ static int tg3_init_one(struct pci_dev *pdev,
|
|
|
tp = netdev_priv(dev);
|
|
|
tp->pdev = pdev;
|
|
|
tp->dev = dev;
|
|
|
- tp->pm_cap = pdev->pm_cap;
|
|
|
tp->rx_mode = TG3_DEF_RX_MODE;
|
|
|
tp->tx_mode = TG3_DEF_TX_MODE;
|
|
|
tp->irq_sync = 1;
|