smdkv310.c 4.4 KB

123456789101112131415161718192021222324252627282930313233343536373839404142434445464748495051525354555657585960616263646566676869707172737475767778798081828384858687888990919293949596979899100101102103104105106107108109110111112113114115116117118119120121122123124125126127128129130131132133134135136137138139140141142143144145146147148149150151152153154155156157158159160161162163164165166167168169170171172173174175176177178179180181182183184185
  1. /*
  2. * Copyright (C) 2011 Samsung Electronics
  3. *
  4. * See file CREDITS for list of people who contributed to this
  5. * project.
  6. *
  7. * This program is free software; you can redistribute it and/or
  8. * modify it under the terms of the GNU General Public License as
  9. * published by the Free Software Foundation; either version 2 of
  10. * the License, or (at your option) any later version.
  11. *
  12. * This program is distributed in the hope that it will be useful,
  13. * but WITHOUT ANY WARRANTY; without even the implied warranty of
  14. * MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the
  15. * GNU General Public License for more details.
  16. *
  17. * You should have received a copy of the GNU General Public License
  18. * along with this program; if not, write to the Free Software
  19. * Foundation, Inc., 59 Temple Place, Suite 330, Boston,
  20. * MA 02111-1307 USA
  21. */
  22. #include <common.h>
  23. #include <asm/io.h>
  24. #include <netdev.h>
  25. #include <asm/arch/cpu.h>
  26. #include <asm/arch/gpio.h>
  27. #include <asm/arch/mmc.h>
  28. #include <asm/arch/periph.h>
  29. #include <asm/arch/pinmux.h>
  30. #include <asm/arch/sromc.h>
  31. DECLARE_GLOBAL_DATA_PTR;
  32. struct exynos4_gpio_part1 *gpio1;
  33. struct exynos4_gpio_part2 *gpio2;
  34. static void smc9115_pre_init(void)
  35. {
  36. u32 smc_bw_conf, smc_bc_conf;
  37. /* gpio configuration GPK0CON */
  38. s5p_gpio_cfg_pin(&gpio2->y0, CONFIG_ENV_SROM_BANK, GPIO_FUNC(2));
  39. /* Ethernet needs bus width of 16 bits */
  40. smc_bw_conf = SROMC_DATA16_WIDTH(CONFIG_ENV_SROM_BANK);
  41. smc_bc_conf = SROMC_BC_TACS(0x0F) | SROMC_BC_TCOS(0x0F)
  42. | SROMC_BC_TACC(0x0F) | SROMC_BC_TCOH(0x0F)
  43. | SROMC_BC_TAH(0x0F) | SROMC_BC_TACP(0x0F)
  44. | SROMC_BC_PMC(0x0F);
  45. /* Select and configure the SROMC bank */
  46. s5p_config_sromc(CONFIG_ENV_SROM_BANK, smc_bw_conf, smc_bc_conf);
  47. }
  48. int board_init(void)
  49. {
  50. gpio1 = (struct exynos4_gpio_part1 *) EXYNOS4_GPIO_PART1_BASE;
  51. gpio2 = (struct exynos4_gpio_part2 *) EXYNOS4_GPIO_PART2_BASE;
  52. smc9115_pre_init();
  53. gd->bd->bi_boot_params = (PHYS_SDRAM_1 + 0x100UL);
  54. return 0;
  55. }
  56. int dram_init(void)
  57. {
  58. gd->ram_size = get_ram_size((long *)PHYS_SDRAM_1, PHYS_SDRAM_1_SIZE)
  59. + get_ram_size((long *)PHYS_SDRAM_2, PHYS_SDRAM_2_SIZE)
  60. + get_ram_size((long *)PHYS_SDRAM_3, PHYS_SDRAM_3_SIZE)
  61. + get_ram_size((long *)PHYS_SDRAM_4, PHYS_SDRAM_4_SIZE);
  62. return 0;
  63. }
  64. void dram_init_banksize(void)
  65. {
  66. gd->bd->bi_dram[0].start = PHYS_SDRAM_1;
  67. gd->bd->bi_dram[0].size = get_ram_size((long *)PHYS_SDRAM_1, \
  68. PHYS_SDRAM_1_SIZE);
  69. gd->bd->bi_dram[1].start = PHYS_SDRAM_2;
  70. gd->bd->bi_dram[1].size = get_ram_size((long *)PHYS_SDRAM_2, \
  71. PHYS_SDRAM_2_SIZE);
  72. gd->bd->bi_dram[2].start = PHYS_SDRAM_3;
  73. gd->bd->bi_dram[2].size = get_ram_size((long *)PHYS_SDRAM_3, \
  74. PHYS_SDRAM_3_SIZE);
  75. gd->bd->bi_dram[3].start = PHYS_SDRAM_4;
  76. gd->bd->bi_dram[3].size = get_ram_size((long *)PHYS_SDRAM_4, \
  77. PHYS_SDRAM_4_SIZE);
  78. }
  79. int board_eth_init(bd_t *bis)
  80. {
  81. int rc = 0;
  82. #ifdef CONFIG_SMC911X
  83. rc = smc911x_initialize(0, CONFIG_SMC911X_BASE);
  84. #endif
  85. return rc;
  86. }
  87. #ifdef CONFIG_DISPLAY_BOARDINFO
  88. int checkboard(void)
  89. {
  90. printf("\nBoard: SMDKV310\n");
  91. return 0;
  92. }
  93. #endif
  94. #ifdef CONFIG_GENERIC_MMC
  95. int board_mmc_init(bd_t *bis)
  96. {
  97. int i, err;
  98. /*
  99. * MMC2 SD card GPIO:
  100. *
  101. * GPK2[0] SD_2_CLK(2)
  102. * GPK2[1] SD_2_CMD(2)
  103. * GPK2[2] SD_2_CDn
  104. * GPK2[3:6] SD_2_DATA[0:3](2)
  105. */
  106. for (i = 0; i < 7; i++) {
  107. /* GPK2[0:6] special function 2 */
  108. s5p_gpio_cfg_pin(&gpio2->k2, i, GPIO_FUNC(0x2));
  109. /* GPK2[0:6] drv 4x */
  110. s5p_gpio_set_drv(&gpio2->k2, i, GPIO_DRV_4X);
  111. /* GPK2[0:1] pull disable */
  112. if (i == 0 || i == 1) {
  113. s5p_gpio_set_pull(&gpio2->k2, i, GPIO_PULL_NONE);
  114. continue;
  115. }
  116. /* GPK2[2:6] pull up */
  117. s5p_gpio_set_pull(&gpio2->k2, i, GPIO_PULL_UP);
  118. }
  119. err = s5p_mmc_init(2, 4);
  120. return err;
  121. }
  122. #endif
  123. static int board_uart_init(void)
  124. {
  125. int err;
  126. err = exynos_pinmux_config(PERIPH_ID_UART0, PINMUX_FLAG_NONE);
  127. if (err) {
  128. debug("UART0 not configured\n");
  129. return err;
  130. }
  131. err = exynos_pinmux_config(PERIPH_ID_UART1, PINMUX_FLAG_NONE);
  132. if (err) {
  133. debug("UART1 not configured\n");
  134. return err;
  135. }
  136. err = exynos_pinmux_config(PERIPH_ID_UART2, PINMUX_FLAG_NONE);
  137. if (err) {
  138. debug("UART2 not configured\n");
  139. return err;
  140. }
  141. err = exynos_pinmux_config(PERIPH_ID_UART3, PINMUX_FLAG_NONE);
  142. if (err) {
  143. debug("UART3 not configured\n");
  144. return err;
  145. }
  146. return 0;
  147. }
  148. #ifdef CONFIG_BOARD_EARLY_INIT_F
  149. int board_early_init_f(void)
  150. {
  151. int err;
  152. err = board_uart_init();
  153. if (err) {
  154. debug("UART init failed\n");
  155. return err;
  156. }
  157. return err;
  158. }
  159. #endif