at91sam9263_matrix.h 2.1 KB

12345678910111213141516171819202122232425262728293031323334353637383940414243444546474849505152535455565758596061626364656667
  1. /*
  2. * [origin: Linux kernel include/asm-arm/arch-at91/at91sam9263_matrix.h]
  3. *
  4. * Copyright (C) 2006 Atmel Corporation.
  5. *
  6. * Memory Controllers (MATRIX, EBI) - System peripherals registers.
  7. * Based on AT91SAM9263 datasheet revision B (Preliminary).
  8. *
  9. * This program is free software; you can redistribute it and/or modify
  10. * it under the terms of the GNU General Public License as published by
  11. * the Free Software Foundation; either version 2 of the License, or
  12. * (at your option) any later version.
  13. */
  14. #ifndef AT91SAM9263_MATRIX_H
  15. #define AT91SAM9263_MATRIX_H
  16. #ifndef __ASSEMBLY__
  17. /*
  18. * This struct defines access to the matrix' maximum of
  19. * 16 masters and 16 slaves.
  20. * Note: not all masters/slaves are available
  21. */
  22. struct at91_matrix {
  23. u32 mcfg[16]; /* Master Configuration Registers */
  24. u32 scfg[16]; /* Slave Configuration Registers */
  25. u32 pras[16][2]; /* Priority Assignment Slave Registers */
  26. u32 mrcr; /* Master Remap Control Register */
  27. u32 filler[0x06];
  28. u32 ebicsa; /* EBI Chip Select Assignment Register */
  29. };
  30. #endif /* __ASSEMBLY__ */
  31. #define AT91_MATRIX_ULBT_INFINITE (0 << 0)
  32. #define AT91_MATRIX_ULBT_SINGLE (1 << 0)
  33. #define AT91_MATRIX_ULBT_FOUR (2 << 0)
  34. #define AT91_MATRIX_ULBT_EIGHT (3 << 0)
  35. #define AT91_MATRIX_ULBT_SIXTEEN (4 << 0)
  36. #define AT91_MATRIX_DEFMSTR_TYPE_NONE (0 << 16)
  37. #define AT91_MATRIX_DEFMSTR_TYPE_LAST (1 << 16)
  38. #define AT91_MATRIX_DEFMSTR_TYPE_FIXED (2 << 16)
  39. #define AT91_MATRIX_FIXED_DEFMSTR_SHIFT 18
  40. #define AT91_MATRIX_ARBT_ROUND_ROBIN (0 << 24)
  41. #define AT91_MATRIX_ARBT_FIXED_PRIORITY (1 << 24)
  42. #define AT91_MATRIX_M0PR_SHIFT 0
  43. #define AT91_MATRIX_M1PR_SHIFT 4
  44. #define AT91_MATRIX_M2PR_SHIFT 8
  45. #define AT91_MATRIX_M3PR_SHIFT 12
  46. #define AT91_MATRIX_M4PR_SHIFT 16
  47. #define AT91_MATRIX_M5PR_SHIFT 20
  48. #define AT91_MATRIX_RCB0 (1 << 0)
  49. #define AT91_MATRIX_RCB1 (1 << 1)
  50. #define AT91_MATRIX_CS1A_SDRAMC (1 << 1)
  51. #define AT91_MATRIX_CS3A_SMC_SMARTMEDIA (1 << 3)
  52. #define AT91_MATRIX_CS4A_SMC_CF1 (1 << 4)
  53. #define AT91_MATRIX_CS5A_SMC_CF2 (1 << 5)
  54. #define AT91_MATRIX_DBPUC (1 << 8)
  55. #define AT91_MATRIX_VDDIOMSEL_1_8V (0 << 16)
  56. #define AT91_MATRIX_VDDIOMSEL_3_3V (1 << 16)
  57. #endif