at91sam9261_matrix.h 2.0 KB

1234567891011121314151617181920212223242526272829303132333435363738394041424344454647484950515253545556575859
  1. /*
  2. * [origin: Linux kernel include/asm-arm/arch-at91/at91sam9261_matrix.h]
  3. *
  4. * Copyright (C) 2007 Atmel Corporation.
  5. *
  6. * Memory Controllers (MATRIX, EBI) - System peripherals registers.
  7. * Based on AT91SAM9261 datasheet revision D.
  8. *
  9. * This program is free software; you can redistribute it and/or modify
  10. * it under the terms of the GNU General Public License as published by
  11. * the Free Software Foundation; either version 2 of the License, or
  12. * (at your option) any later version.
  13. */
  14. #ifndef AT91SAM9261_MATRIX_H
  15. #define AT91SAM9261_MATRIX_H
  16. #ifndef __ASSEMBLY__
  17. struct at91_matrix {
  18. u32 mcfg; /* Master Configuration Registers */
  19. u32 scfg[5]; /* Slave Configuration Registers */
  20. u32 filler[6];
  21. u32 ebicsa; /* EBI Chip Select Assignment Register */
  22. };
  23. #endif /* __ASSEMBLY__ */
  24. #define AT91_MATRIX_ULBT_INFINITE (0 << 0)
  25. #define AT91_MATRIX_ULBT_SINGLE (1 << 0)
  26. #define AT91_MATRIX_ULBT_FOUR (2 << 0)
  27. #define AT91_MATRIX_ULBT_EIGHT (3 << 0)
  28. #define AT91_MATRIX_ULBT_SIXTEEN (4 << 0)
  29. #define AT91_MATRIX_DEFMSTR_TYPE_NONE (0 << 16)
  30. #define AT91_MATRIX_DEFMSTR_TYPE_LAST (1 << 16)
  31. #define AT91_MATRIX_DEFMSTR_TYPE_FIXED (2 << 16)
  32. #define AT91_MATRIX_FIXED_DEFMSTR_SHIFT 18
  33. #define AT91_MATRIX_ARBT_ROUND_ROBIN (0 << 24)
  34. #define AT91_MATRIX_ARBT_FIXED_PRIORITY (1 << 24)
  35. #define AT91_MATRIX_M0PR_SHIFT 0
  36. #define AT91_MATRIX_M1PR_SHIFT 4
  37. #define AT91_MATRIX_M2PR_SHIFT 8
  38. #define AT91_MATRIX_M3PR_SHIFT 12
  39. #define AT91_MATRIX_M4PR_SHIFT 16
  40. #define AT91_MATRIX_M5PR_SHIFT 20
  41. #define AT91_MATRIX_RCB0 (1 << 0)
  42. #define AT91_MATRIX_RCB1 (1 << 1)
  43. #define AT91_MATRIX_CS1A_SDRAMC (1 << 1)
  44. #define AT91_MATRIX_CS3A_SMC_SMARTMEDIA (1 << 3)
  45. #define AT91_MATRIX_CS4A_SMC_CF1 (1 << 4)
  46. #define AT91_MATRIX_CS5A_SMC_CF2 (1 << 5)
  47. #define AT91_MATRIX_DBPUC (1 << 8)
  48. #define AT91_MATRIX_VDDIOMSEL_1_8V (0 << 16)
  49. #define AT91_MATRIX_VDDIOMSEL_3_3V (1 << 16)
  50. #endif