munices.h 7.0 KB

123456789101112131415161718192021222324252627282930313233343536373839404142434445464748495051525354555657585960616263646566676869707172737475767778798081828384858687888990919293949596979899100101102103104105106107108109110111112113114115116117118119120121122123124125126127128129130131132133134135136137138139140141142143144145146147148149150151152153154155156157158159160161162163164165166167168169170171172173174175176177178179180181182183184185186187188189190191192193194195196197198199200201202203204205206207208209210211212213214215216
  1. /*
  2. * (C) Copyright 2007
  3. * Heiko Schocher, DENX Software Engineering, hs@denx.de.
  4. *
  5. * See file CREDITS for list of people who contributed to this
  6. * project.
  7. *
  8. * This program is free software; you can redistribute it and/or
  9. * modify it under the terms of the GNU General Public License as
  10. * published by the Free Software Foundation; either version 2 of
  11. * the License, or (at your option) any later version.
  12. *
  13. * This program is distributed in the hope that it will be useful,
  14. * but WITHOUT ANY WARRANTY; without even the implied warranty of
  15. * MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the
  16. * GNU General Public License for more details.
  17. *
  18. * You should have received a copy of the GNU General Public License
  19. * along with this program; if not, write to the Free Software
  20. * Foundation, Inc., 59 Temple Place, Suite 330, Boston,
  21. * MA 02111-1307 USA
  22. */
  23. #ifndef __CONFIG_H
  24. #define __CONFIG_H
  25. /*
  26. * High Level Configuration Options
  27. * (easy to change)
  28. */
  29. #define CONFIG_MPC5xxx 1 /* This is an MPC5xxx CPU */
  30. #define CONFIG_MPC5200 1 /* (more precisely an MPC5200 CPU) */
  31. #define CONFIG_MPC5200_DDR 1 /* (with DDR-SDRAM) */
  32. #define CONFIG_MUNICES 1 /* ... on MUNICes board */
  33. #define CFG_MPC5XXX_CLKIN 33333333 /* ... running at 33.333333MHz */
  34. #define BOOTFLAG_COLD 0x01 /* Normal Power-On: Boot from FLASH */
  35. #define BOOTFLAG_WARM 0x02 /* Software reboot */
  36. #define CFG_CACHELINE_SIZE 32 /* For MPC5xxx CPUs */
  37. #define CONFIG_HIGH_BATS 1 /* High BATs supported */
  38. /*
  39. * Command line configuration.
  40. */
  41. #include <config_cmd_default.h>
  42. #define CONFIG_CMD_ASKENV
  43. #define CONFIG_CMD_ELF
  44. #define CONFIG_CMD_IMMAP
  45. #define CONFIG_CMD_NET
  46. #define CONFIG_CMD_PING
  47. #define CONFIG_CMD_REGINFO
  48. #if defined(CONFIG_CMD_KGDB)
  49. # define CFG_CACHELINE_SHIFT 5 /* log base 2 of the above value */
  50. #endif
  51. /*
  52. * Serial console configuration
  53. */
  54. #define CONFIG_PSC_CONSOLE 1 /* console is on PSC1 */
  55. #define CONFIG_BAUDRATE 115200 /* ... at 115200 bps */
  56. #define CFG_BAUDRATE_TABLE { 9600, 19200, 38400, 57600, 115200, 230400 }
  57. #define CONFIG_TIMESTAMP 1 /* Print image info with timestamp */
  58. #define CONFIG_BOOTDELAY 5 /* autoboot after 5 seconds */
  59. #undef CONFIG_BOOTARGS
  60. #define CONFIG_PREBOOT "echo;" \
  61. "echo Type \"run net_nfs\" to load Kernel over TFTP and to mount root filesystem over NFS;" \
  62. "echo"
  63. #define CONFIG_EXTRA_ENV_SETTINGS \
  64. "netdev=eth0\0" \
  65. "nfsargs=setenv bootargs root=/dev/nfs rw " \
  66. "nfsroot=$(serverip):$(rootpath)\0" \
  67. "ramargs=setenv bootargs root=/dev/ram rw\0" \
  68. "addip=setenv bootargs $(bootargs) " \
  69. "ip=$(ipaddr):$(serverip):$(gatewayip):$(netmask)" \
  70. ":$(hostname):$(netdev):off panic=5\0" \
  71. "flash_nfs=run nfsargs addip;" \
  72. "bootm $(kernel_addr)\0" \
  73. "flash_self=run ramargs addip;" \
  74. "bootm $(kernel_addr) $(ramdisk_addr)\0" \
  75. "net_nfs=tftp 200000 $(bootfile);run nfsargs addip;bootm\0" \
  76. "rootpath=/opt/eldk/ppc_6xx\0" \
  77. "bootfile=/tftpboot/munices/u-boot.bin\0" \
  78. "update=tftpboot 200000 ${bootfile};protect off fff00000 fff3ffff;" \
  79. "erase fff00000 fff3ffff; cp.b 200000 FFF00000 ${filesize}\0" \
  80. ""
  81. #define CONFIG_BOOTCOMMAND "run net_nfs"
  82. /*
  83. * IPB Bus clocking configuration.
  84. */
  85. #define CFG_IPBSPEED_133 /* define for 133MHz speed */
  86. #if defined(CFG_IPBSPEED_133)
  87. /*
  88. * PCI Bus clocking configuration
  89. *
  90. * Actually a PCI Clock of 66 MHz is only set (in cpu_init.c) if
  91. * CFG_IPBSPEED_133 is defined. This is because a PCI Clock of 66 MHz yet hasn't
  92. * been tested with a IPB Bus Clock of 66 MHz.
  93. */
  94. #define CFG_PCISPEED_66 /* define for 66MHz speed */
  95. #else
  96. #undef CFG_PCISPEED_66 /* for 33MHz speed */
  97. #endif
  98. /*
  99. * Memory map
  100. */
  101. #define CFG_MBAR 0xF0000000 /* MBAR hast to be switched by other bootloader or debugger config */
  102. #define CFG_DEFAULT_MBAR 0x80000000
  103. #define CFG_SDRAM_BASE 0x00000000
  104. /* Use SRAM until RAM will be available */
  105. #define CFG_INIT_RAM_ADDR MPC5XXX_SRAM
  106. #define CFG_INIT_RAM_END MPC5XXX_SRAM_SIZE /* End of used area in DPRAM */
  107. #define CFG_GBL_DATA_SIZE 128 /* size in bytes reserved for initial data */
  108. #define CFG_GBL_DATA_OFFSET (CFG_INIT_RAM_END - CFG_GBL_DATA_SIZE)
  109. #define CFG_INIT_SP_OFFSET CFG_GBL_DATA_OFFSET
  110. #define CFG_MONITOR_BASE TEXT_BASE
  111. #if (CFG_MONITOR_BASE < CFG_FLASH_BASE)
  112. # define CFG_RAMBOOT 1
  113. #endif
  114. #define CFG_MONITOR_LEN (192 << 10) /* Reserve 192 kB for Monitor */
  115. #define CFG_MALLOC_LEN (128 << 10) /* Reserve 128 kB for malloc() */
  116. #define CFG_BOOTMAPSZ (8 << 20) /* Initial Memory map for Linux */
  117. /*
  118. * Flash configuration
  119. */
  120. #define CFG_FLASH_BASE 0xFF000000
  121. #define CFG_FLASH_CFI 1 /* Flash is CFI conformant */
  122. #define CFG_FLASH_CFI_DRIVER 1 /* Use the common driver */
  123. #define CFG_FLASH_BANKS_LIST { CFG_FLASH_BASE }
  124. #define CFG_FLASH_EMPTY_INFO
  125. #define CFG_FLASH_SIZE 0x01000000 /* 16 MByte */
  126. #define CFG_MAX_FLASH_SECT 128 /* max num of sects on one chip */
  127. #define CFG_MAX_FLASH_BANKS 1 /* max num of flash banks (= chip selects) */
  128. #define CFG_FLASH_USE_BUFFER_WRITE /* not supported yet for AMD */
  129. /*
  130. * Chip selects configuration
  131. */
  132. /* Boot Chipselect */
  133. #define CFG_BOOTCS_START CFG_FLASH_BASE
  134. #define CFG_BOOTCS_SIZE CFG_FLASH_SIZE
  135. #define CFG_BOOTCS_CFG 0x00047800
  136. /*
  137. * Environment settings
  138. */
  139. #define CFG_ENV_IS_IN_FLASH 1
  140. #define CFG_ENV_OFFSET 0x40000
  141. #define CFG_ENV_ADDR (TEXT_BASE + CFG_ENV_OFFSET)
  142. #define CFG_ENV_SECT_SIZE 0x20000
  143. #define CFG_ENV_SIZE 0x4000
  144. #define CFG_ENV_OFFSET_REDUND (CFG_ENV_OFFSET + CFG_ENV_SECT_SIZE)
  145. #define CFG_ENV_ADDR_REDUND (TEXT_BASE + CFG_ENV_OFFSET_REDUND)
  146. #define CFG_ENV_SIZE_REDUND (CFG_ENV_SIZE)
  147. #define CONFIG_ENV_OVERWRITE 1
  148. /*
  149. * Ethernet configuration
  150. */
  151. #define CONFIG_MPC5xxx_FEC 1
  152. #define CONFIG_PHY_ADDR 0x01
  153. #define CONFIG_MII 1
  154. /*
  155. * GPIO configuration
  156. */
  157. #define CFG_GPS_PORT_CONFIG 0x00058044 /* PSC1=UART, PSC2=UART ; Ether=100MBit with MD
  158. no PCI */
  159. /*
  160. * Miscellaneous configurable options
  161. */
  162. #define CFG_LONGHELP /* undef to save memory */
  163. #define CFG_PROMPT "=> " /* Monitor Command Prompt */
  164. #define CFG_CBSIZE 1024 /* Console I/O Buffer Size */
  165. #define CFG_PBSIZE (CFG_CBSIZE+sizeof(CFG_PROMPT)+16) /* Print Buffer Size */
  166. #define CFG_MAXARGS 16 /* max number of command args */
  167. #define CFG_BARGSIZE CFG_CBSIZE /* Boot Argument Buffer Size */
  168. #define CFG_MEMTEST_START 0x00100000 /* memtest works on */
  169. #define CFG_MEMTEST_END 0x00f00000 /* 1 ... 15 MB in DRAM */
  170. #define CFG_LOAD_ADDR 0x200000 /* default load address */
  171. #define CFG_HZ 1000 /* decrementer freq: 1 ms ticks */
  172. #define CONFIG_DISPLAY_BOARDINFO 1
  173. #define CONFIG_CMDLINE_EDITING 1
  174. /*
  175. * Various low-level settings
  176. */
  177. #define CFG_HID0_INIT HID0_ICE | HID0_ICFI
  178. #define CFG_HID0_FINAL HID0_ICE
  179. #define CFG_CS_BURST 0x00000000
  180. #define CFG_CS_DEADCYCLE 0x33333333
  181. #define CFG_RESET_ADDRESS 0xff000000
  182. /* pass open firmware flat tree */
  183. #define CONFIG_OF_LIBFDT 1
  184. #define CONFIG_OF_BOARD_SETUP 1
  185. #define OF_CPU "PowerPC,5200@0"
  186. #define OF_TBCLK (bd->bi_busfreq / 4)
  187. #define OF_SOC "soc5200@f0000000"
  188. #define OF_STDOUT_PATH "/soc5200@f0000000/serial@2000"
  189. #endif /* __CONFIG_H */