tuxx1.h 4.2 KB

123456789101112131415161718192021222324252627282930313233343536373839404142434445464748495051525354555657585960616263646566676869707172737475767778798081828384858687888990919293949596979899100101102103104105106107108109110111112113114115116117118119120121122123124125126127128129130131132133134135136137138139140141142143144145146147148149
  1. /*
  2. * Copyright (C) 2006 Freescale Semiconductor, Inc.
  3. * Dave Liu <daveliu@freescale.com>
  4. *
  5. * Copyright (C) 2007 Logic Product Development, Inc.
  6. * Peter Barada <peterb@logicpd.com>
  7. *
  8. * Copyright (C) 2007 MontaVista Software, Inc.
  9. * Anton Vorontsov <avorontsov@ru.mvista.com>
  10. *
  11. * (C) Copyright 2008
  12. * Heiko Schocher, DENX Software Engineering, hs@denx.de.
  13. *
  14. * (C) Copyright 2010-2011
  15. * Lukas Roggli, KEYMILE Ltd, lukas.roggli@keymile.com
  16. * Holger Brunck, Keymile GmbH, holger.bruncl@keymile.com
  17. *
  18. * This program is free software; you can redistribute it and/or
  19. * modify it under the terms of the GNU General Public License as
  20. * published by the Free Software Foundation; either version 2 of
  21. * the License, or (at your option) any later version.
  22. */
  23. #ifndef __CONFIG_H
  24. #define __CONFIG_H
  25. /*
  26. * High Level Configuration Options
  27. */
  28. #define CONFIG_TUXXX /* TUXX1 board (tuxa1/tuda1) specific */
  29. #define CONFIG_HOSTNAME tuxx1
  30. #ifdef CONFIG_KM_DISABLE_APP2
  31. #define CONFIG_KM_BOARD_NAME "tuge1"
  32. #else
  33. #define CONFIG_KM_BOARD_NAME "tuxx1"
  34. #endif
  35. #define CONFIG_SYS_TEXT_BASE 0xF0000000
  36. /* include common defines/options for all 8321 Keymile boards */
  37. #include "km/km8321-common.h"
  38. #define CONFIG_SYS_APP1_BASE 0xA0000000 /* PAXG */
  39. #define CONFIG_SYS_APP1_SIZE 256 /* Megabytes */
  40. #ifndef CONFIG_KM_DISABLE_APP2
  41. #define CONFIG_SYS_APP2_BASE 0xB0000000 /* PINC3 */
  42. #define CONFIG_SYS_APP2_SIZE 256 /* Megabytes */
  43. #endif
  44. /*
  45. * Init Local Bus Memory Controller:
  46. *
  47. * Bank Bus Machine PortSz Size Device on TUDA1 TUXA1 TUGE1
  48. * ---- --- ------- ------ ----- ----------------------------
  49. * 2 Local GPCM 8 bit 256MB PAXG LPXF PAXI
  50. * 3 Local GPCM 8 bit 256MB PINC3 PINC2 unused
  51. *
  52. */
  53. /*
  54. * Configuration for C2 on the local bus
  55. */
  56. /* Window base at flash base */
  57. #define CONFIG_SYS_LBLAWBAR2_PRELIM CONFIG_SYS_APP1_BASE
  58. /* Window size: 256 MB */
  59. #define CONFIG_SYS_LBLAWAR2_PRELIM (LBLAWAR_EN | LBLAWAR_256MB)
  60. #define CONFIG_SYS_BR2_PRELIM (CONFIG_SYS_APP1_BASE | \
  61. BR_PS_8 | \
  62. BR_MS_GPCM | \
  63. BR_V)
  64. #define CONFIG_SYS_OR2_PRELIM (MEG_TO_AM(CONFIG_SYS_APP1_SIZE) | \
  65. OR_GPCM_CSNT | \
  66. OR_GPCM_ACS_DIV4 | \
  67. OR_GPCM_SCY_2 | \
  68. OR_GPCM_TRLX_SET | \
  69. OR_GPCM_EHTR_CLEAR | \
  70. OR_GPCM_EAD)
  71. #ifndef CONFIG_KM_DISABLE_APP2
  72. /*
  73. * Configuration for C3 on the local bus
  74. */
  75. /* Access window base at PINC3 base */
  76. #define CONFIG_SYS_LBLAWBAR3_PRELIM CONFIG_SYS_APP2_BASE
  77. /* Window size: 256 MB */
  78. #define CONFIG_SYS_LBLAWAR3_PRELIM (LBLAWAR_EN | LBLAWAR_256MB)
  79. #define CONFIG_SYS_BR3_PRELIM (CONFIG_SYS_APP2_BASE | \
  80. BR_PS_8 | \
  81. BR_MS_GPCM | \
  82. BR_V)
  83. #define CONFIG_SYS_OR3_PRELIM (MEG_TO_AM(CONFIG_SYS_APP2_SIZE) | \
  84. OR_GPCM_CSNT | \
  85. OR_GPCM_ACS_DIV2 | \
  86. OR_GPCM_SCY_2 | \
  87. OR_GPCM_TRLX_SET | \
  88. OR_GPCM_EHTR_CLEAR)
  89. #define CONFIG_SYS_MAMR (MxMR_GPL_x4DIS | \
  90. 0x0000c000 | \
  91. MxMR_WLFx_2X)
  92. #endif
  93. /*
  94. * MMU Setup
  95. */
  96. /* APP1: icache cacheable, but dcache-inhibit and guarded */
  97. #define CONFIG_SYS_IBAT5L (CONFIG_SYS_APP1_BASE | \
  98. BATL_PP_RW | \
  99. BATL_MEMCOHERENCE)
  100. /* 512M should also include APP2... */
  101. #define CONFIG_SYS_IBAT5U (CONFIG_SYS_APP1_BASE | \
  102. BATU_BL_256M | \
  103. BATU_VS | \
  104. BATU_VP)
  105. #define CONFIG_SYS_DBAT5L (CONFIG_SYS_APP1_BASE | \
  106. BATL_PP_RW | \
  107. BATL_CACHEINHIBIT | \
  108. BATL_GUARDEDSTORAGE)
  109. #define CONFIG_SYS_DBAT5U CONFIG_SYS_IBAT5U
  110. #ifdef CONFIG_KM_DISABLE_APP2
  111. #define CONFIG_SYS_IBAT6L (0)
  112. #define CONFIG_SYS_IBAT6U (0)
  113. #define CONFIG_SYS_DBAT6L CONFIG_SYS_IBAT6L
  114. #else
  115. /* APP2: icache cacheable, but dcache-inhibit and guarded */
  116. #define CONFIG_SYS_IBAT6L (CONFIG_SYS_APP2_BASE | \
  117. BATL_PP_RW | \
  118. BATL_MEMCOHERENCE)
  119. #define CONFIG_SYS_IBAT6U (CONFIG_SYS_APP2_BASE | \
  120. BATU_BL_256M | \
  121. BATU_VS | \
  122. BATU_VP)
  123. #define CONFIG_SYS_DBAT6L (CONFIG_SYS_APP2_BASE | \
  124. BATL_PP_RW | \
  125. BATL_CACHEINHIBIT | \
  126. BATL_GUARDEDSTORAGE)
  127. #endif
  128. #define CONFIG_SYS_DBAT6U CONFIG_SYS_IBAT6U
  129. #define CONFIG_SYS_IBAT7L (0)
  130. #define CONFIG_SYS_IBAT7U (0)
  131. #define CONFIG_SYS_DBAT7L CONFIG_SYS_IBAT7L
  132. #define CONFIG_SYS_DBAT7U CONFIG_SYS_IBAT7U
  133. #endif /* __CONFIG_H */