cfi_flash.c 61 KB

123456789101112131415161718192021222324252627282930313233343536373839404142434445464748495051525354555657585960616263646566676869707172737475767778798081828384858687888990919293949596979899100101102103104105106107108109110111112113114115116117118119120121122123124125126127128129130131132133134135136137138139140141142143144145146147148149150151152153154155156157158159160161162163164165166167168169170171172173174175176177178179180181182183184185186187188189190191192193194195196197198199200201202203204205206207208209210211212213214215216217218219220221222223224225226227228229230231232233234235236237238239240241242243244245246247248249250251252253254255256257258259260261262263264265266267268269270271272273274275276277278279280281282283284285286287288289290291292293294295296297298299300301302303304305306307308309310311312313314315316317318319320321322323324325326327328329330331332333334335336337338339340341342343344345346347348349350351352353354355356357358359360361362363364365366367368369370371372373374375376377378379380381382383384385386387388389390391392393394395396397398399400401402403404405406407408409410411412413414415416417418419420421422423424425426427428429430431432433434435436437438439440441442443444445446447448449450451452453454455456457458459460461462463464465466467468469470471472473474475476477478479480481482483484485486487488489490491492493494495496497498499500501502503504505506507508509510511512513514515516517518519520521522523524525526527528529530531532533534535536537538539540541542543544545546547548549550551552553554555556557558559560561562563564565566567568569570571572573574575576577578579580581582583584585586587588589590591592593594595596597598599600601602603604605606607608609610611612613614615616617618619620621622623624625626627628629630631632633634635636637638639640641642643644645646647648649650651652653654655656657658659660661662663664665666667668669670671672673674675676677678679680681682683684685686687688689690691692693694695696697698699700701702703704705706707708709710711712713714715716717718719720721722723724725726727728729730731732733734735736737738739740741742743744745746747748749750751752753754755756757758759760761762763764765766767768769770771772773774775776777778779780781782783784785786787788789790791792793794795796797798799800801802803804805806807808809810811812813814815816817818819820821822823824825826827828829830831832833834835836837838839840841842843844845846847848849850851852853854855856857858859860861862863864865866867868869870871872873874875876877878879880881882883884885886887888889890891892893894895896897898899900901902903904905906907908909910911912913914915916917918919920921922923924925926927928929930931932933934935936937938939940941942943944945946947948949950951952953954955956957958959960961962963964965966967968969970971972973974975976977978979980981982983984985986987988989990991992993994995996997998999100010011002100310041005100610071008100910101011101210131014101510161017101810191020102110221023102410251026102710281029103010311032103310341035103610371038103910401041104210431044104510461047104810491050105110521053105410551056105710581059106010611062106310641065106610671068106910701071107210731074107510761077107810791080108110821083108410851086108710881089109010911092109310941095109610971098109911001101110211031104110511061107110811091110111111121113111411151116111711181119112011211122112311241125112611271128112911301131113211331134113511361137113811391140114111421143114411451146114711481149115011511152115311541155115611571158115911601161116211631164116511661167116811691170117111721173117411751176117711781179118011811182118311841185118611871188118911901191119211931194119511961197119811991200120112021203120412051206120712081209121012111212121312141215121612171218121912201221122212231224122512261227122812291230123112321233123412351236123712381239124012411242124312441245124612471248124912501251125212531254125512561257125812591260126112621263126412651266126712681269127012711272127312741275127612771278127912801281128212831284128512861287128812891290129112921293129412951296129712981299130013011302130313041305130613071308130913101311131213131314131513161317131813191320132113221323132413251326132713281329133013311332133313341335133613371338133913401341134213431344134513461347134813491350135113521353135413551356135713581359136013611362136313641365136613671368136913701371137213731374137513761377137813791380138113821383138413851386138713881389139013911392139313941395139613971398139914001401140214031404140514061407140814091410141114121413141414151416141714181419142014211422142314241425142614271428142914301431143214331434143514361437143814391440144114421443144414451446144714481449145014511452145314541455145614571458145914601461146214631464146514661467146814691470147114721473147414751476147714781479148014811482148314841485148614871488148914901491149214931494149514961497149814991500150115021503150415051506150715081509151015111512151315141515151615171518151915201521152215231524152515261527152815291530153115321533153415351536153715381539154015411542154315441545154615471548154915501551155215531554155515561557155815591560156115621563156415651566156715681569157015711572157315741575157615771578157915801581158215831584158515861587158815891590159115921593159415951596159715981599160016011602160316041605160616071608160916101611161216131614161516161617161816191620162116221623162416251626162716281629163016311632163316341635163616371638163916401641164216431644164516461647164816491650165116521653165416551656165716581659166016611662166316641665166616671668166916701671167216731674167516761677167816791680168116821683168416851686168716881689169016911692169316941695169616971698169917001701170217031704170517061707170817091710171117121713171417151716171717181719172017211722172317241725172617271728172917301731173217331734173517361737173817391740174117421743174417451746174717481749175017511752175317541755175617571758175917601761176217631764176517661767176817691770177117721773177417751776177717781779178017811782178317841785178617871788178917901791179217931794179517961797179817991800180118021803180418051806180718081809181018111812181318141815181618171818181918201821182218231824182518261827182818291830183118321833183418351836183718381839184018411842184318441845184618471848184918501851185218531854185518561857185818591860186118621863186418651866186718681869187018711872187318741875187618771878187918801881188218831884188518861887188818891890189118921893189418951896189718981899190019011902190319041905190619071908190919101911191219131914191519161917191819191920192119221923192419251926192719281929193019311932193319341935193619371938193919401941194219431944194519461947194819491950195119521953195419551956195719581959196019611962196319641965196619671968196919701971197219731974197519761977197819791980198119821983198419851986198719881989199019911992199319941995199619971998199920002001200220032004200520062007200820092010201120122013201420152016201720182019202020212022202320242025202620272028202920302031203220332034203520362037203820392040204120422043204420452046204720482049205020512052205320542055205620572058205920602061206220632064206520662067206820692070207120722073207420752076207720782079208020812082208320842085208620872088208920902091209220932094209520962097209820992100210121022103210421052106210721082109211021112112211321142115211621172118211921202121212221232124212521262127212821292130213121322133213421352136213721382139214021412142214321442145214621472148214921502151215221532154215521562157215821592160216121622163216421652166216721682169217021712172217321742175217621772178217921802181218221832184218521862187218821892190219121922193219421952196219721982199220022012202220322042205220622072208220922102211221222132214221522162217221822192220222122222223222422252226222722282229223022312232223322342235223622372238223922402241224222432244224522462247224822492250225122522253225422552256225722582259226022612262226322642265226622672268226922702271227222732274227522762277227822792280228122822283228422852286228722882289229022912292229322942295229622972298229923002301230223032304230523062307230823092310231123122313231423152316231723182319232023212322232323242325232623272328232923302331233223332334233523362337233823392340234123422343234423452346234723482349235023512352235323542355235623572358235923602361
  1. /*
  2. * (C) Copyright 2002-2004
  3. * Brad Kemp, Seranoa Networks, Brad.Kemp@seranoa.com
  4. *
  5. * Copyright (C) 2003 Arabella Software Ltd.
  6. * Yuli Barcohen <yuli@arabellasw.com>
  7. *
  8. * Copyright (C) 2004
  9. * Ed Okerson
  10. *
  11. * Copyright (C) 2006
  12. * Tolunay Orkun <listmember@orkun.us>
  13. *
  14. * See file CREDITS for list of people who contributed to this
  15. * project.
  16. *
  17. * This program is free software; you can redistribute it and/or
  18. * modify it under the terms of the GNU General Public License as
  19. * published by the Free Software Foundation; either version 2 of
  20. * the License, or (at your option) any later version.
  21. *
  22. * This program is distributed in the hope that it will be useful,
  23. * but WITHOUT ANY WARRANTY; without even the implied warranty of
  24. * MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the
  25. * GNU General Public License for more details.
  26. *
  27. * You should have received a copy of the GNU General Public License
  28. * along with this program; if not, write to the Free Software
  29. * Foundation, Inc., 59 Temple Place, Suite 330, Boston,
  30. * MA 02111-1307 USA
  31. *
  32. */
  33. /* The DEBUG define must be before common to enable debugging */
  34. /* #define DEBUG */
  35. #include <common.h>
  36. #include <asm/processor.h>
  37. #include <asm/io.h>
  38. #include <asm/byteorder.h>
  39. #include <environment.h>
  40. #include <mtd/cfi_flash.h>
  41. #include <watchdog.h>
  42. /*
  43. * This file implements a Common Flash Interface (CFI) driver for
  44. * U-Boot.
  45. *
  46. * The width of the port and the width of the chips are determined at
  47. * initialization. These widths are used to calculate the address for
  48. * access CFI data structures.
  49. *
  50. * References
  51. * JEDEC Standard JESD68 - Common Flash Interface (CFI)
  52. * JEDEC Standard JEP137-A Common Flash Interface (CFI) ID Codes
  53. * Intel Application Note 646 Common Flash Interface (CFI) and Command Sets
  54. * Intel 290667-008 3 Volt Intel StrataFlash Memory datasheet
  55. * AMD CFI Specification, Release 2.0 December 1, 2001
  56. * AMD/Spansion Application Note: Migration from Single-byte to Three-byte
  57. * Device IDs, Publication Number 25538 Revision A, November 8, 2001
  58. *
  59. * Define CONFIG_SYS_WRITE_SWAPPED_DATA, if you have to swap the Bytes between
  60. * reading and writing ... (yes there is such a Hardware).
  61. */
  62. static uint flash_offset_cfi[2] = { FLASH_OFFSET_CFI, FLASH_OFFSET_CFI_ALT };
  63. #ifdef CONFIG_FLASH_CFI_MTD
  64. static uint flash_verbose = 1;
  65. #else
  66. #define flash_verbose 1
  67. #endif
  68. flash_info_t flash_info[CFI_MAX_FLASH_BANKS]; /* FLASH chips info */
  69. /*
  70. * Check if chip width is defined. If not, start detecting with 8bit.
  71. */
  72. #ifndef CONFIG_SYS_FLASH_CFI_WIDTH
  73. #define CONFIG_SYS_FLASH_CFI_WIDTH FLASH_CFI_8BIT
  74. #endif
  75. /*
  76. * 0xffff is an undefined value for the configuration register. When
  77. * this value is returned, the configuration register shall not be
  78. * written at all (default mode).
  79. */
  80. static u16 cfi_flash_config_reg(int i)
  81. {
  82. #ifdef CONFIG_SYS_CFI_FLASH_CONFIG_REGS
  83. return ((u16 [])CONFIG_SYS_CFI_FLASH_CONFIG_REGS)[i];
  84. #else
  85. return 0xffff;
  86. #endif
  87. }
  88. #if defined(CONFIG_SYS_MAX_FLASH_BANKS_DETECT)
  89. int cfi_flash_num_flash_banks = CONFIG_SYS_MAX_FLASH_BANKS_DETECT;
  90. #endif
  91. static phys_addr_t __cfi_flash_bank_addr(int i)
  92. {
  93. return ((phys_addr_t [])CONFIG_SYS_FLASH_BANKS_LIST)[i];
  94. }
  95. phys_addr_t cfi_flash_bank_addr(int i)
  96. __attribute__((weak, alias("__cfi_flash_bank_addr")));
  97. static unsigned long __cfi_flash_bank_size(int i)
  98. {
  99. #ifdef CONFIG_SYS_FLASH_BANKS_SIZES
  100. return ((unsigned long [])CONFIG_SYS_FLASH_BANKS_SIZES)[i];
  101. #else
  102. return 0;
  103. #endif
  104. }
  105. unsigned long cfi_flash_bank_size(int i)
  106. __attribute__((weak, alias("__cfi_flash_bank_size")));
  107. static void __flash_write8(u8 value, void *addr)
  108. {
  109. __raw_writeb(value, addr);
  110. }
  111. static void __flash_write16(u16 value, void *addr)
  112. {
  113. __raw_writew(value, addr);
  114. }
  115. static void __flash_write32(u32 value, void *addr)
  116. {
  117. __raw_writel(value, addr);
  118. }
  119. static void __flash_write64(u64 value, void *addr)
  120. {
  121. /* No architectures currently implement __raw_writeq() */
  122. *(volatile u64 *)addr = value;
  123. }
  124. static u8 __flash_read8(void *addr)
  125. {
  126. return __raw_readb(addr);
  127. }
  128. static u16 __flash_read16(void *addr)
  129. {
  130. return __raw_readw(addr);
  131. }
  132. static u32 __flash_read32(void *addr)
  133. {
  134. return __raw_readl(addr);
  135. }
  136. static u64 __flash_read64(void *addr)
  137. {
  138. /* No architectures currently implement __raw_readq() */
  139. return *(volatile u64 *)addr;
  140. }
  141. #ifdef CONFIG_CFI_FLASH_USE_WEAK_ACCESSORS
  142. void flash_write8(u8 value, void *addr)__attribute__((weak, alias("__flash_write8")));
  143. void flash_write16(u16 value, void *addr)__attribute__((weak, alias("__flash_write16")));
  144. void flash_write32(u32 value, void *addr)__attribute__((weak, alias("__flash_write32")));
  145. void flash_write64(u64 value, void *addr)__attribute__((weak, alias("__flash_write64")));
  146. u8 flash_read8(void *addr)__attribute__((weak, alias("__flash_read8")));
  147. u16 flash_read16(void *addr)__attribute__((weak, alias("__flash_read16")));
  148. u32 flash_read32(void *addr)__attribute__((weak, alias("__flash_read32")));
  149. u64 flash_read64(void *addr)__attribute__((weak, alias("__flash_read64")));
  150. #else
  151. #define flash_write8 __flash_write8
  152. #define flash_write16 __flash_write16
  153. #define flash_write32 __flash_write32
  154. #define flash_write64 __flash_write64
  155. #define flash_read8 __flash_read8
  156. #define flash_read16 __flash_read16
  157. #define flash_read32 __flash_read32
  158. #define flash_read64 __flash_read64
  159. #endif
  160. /*-----------------------------------------------------------------------
  161. */
  162. #if defined(CONFIG_ENV_IS_IN_FLASH) || defined(CONFIG_ENV_ADDR_REDUND) || (CONFIG_SYS_MONITOR_BASE >= CONFIG_SYS_FLASH_BASE)
  163. flash_info_t *flash_get_info(ulong base)
  164. {
  165. int i;
  166. flash_info_t *info = NULL;
  167. for (i = 0; i < CONFIG_SYS_MAX_FLASH_BANKS; i++) {
  168. info = & flash_info[i];
  169. if (info->size && info->start[0] <= base &&
  170. base <= info->start[0] + info->size - 1)
  171. break;
  172. }
  173. return info;
  174. }
  175. #endif
  176. unsigned long flash_sector_size(flash_info_t *info, flash_sect_t sect)
  177. {
  178. if (sect != (info->sector_count - 1))
  179. return info->start[sect + 1] - info->start[sect];
  180. else
  181. return info->start[0] + info->size - info->start[sect];
  182. }
  183. /*-----------------------------------------------------------------------
  184. * create an address based on the offset and the port width
  185. */
  186. static inline void *
  187. flash_map (flash_info_t * info, flash_sect_t sect, uint offset)
  188. {
  189. unsigned int byte_offset = offset * info->portwidth;
  190. return (void *)(info->start[sect] + byte_offset);
  191. }
  192. static inline void flash_unmap(flash_info_t *info, flash_sect_t sect,
  193. unsigned int offset, void *addr)
  194. {
  195. }
  196. /*-----------------------------------------------------------------------
  197. * make a proper sized command based on the port and chip widths
  198. */
  199. static void flash_make_cmd(flash_info_t *info, u32 cmd, void *cmdbuf)
  200. {
  201. int i;
  202. int cword_offset;
  203. int cp_offset;
  204. #if defined(__LITTLE_ENDIAN) || defined(CONFIG_SYS_WRITE_SWAPPED_DATA)
  205. u32 cmd_le = cpu_to_le32(cmd);
  206. #endif
  207. uchar val;
  208. uchar *cp = (uchar *) cmdbuf;
  209. for (i = info->portwidth; i > 0; i--){
  210. cword_offset = (info->portwidth-i)%info->chipwidth;
  211. #if defined(__LITTLE_ENDIAN) || defined(CONFIG_SYS_WRITE_SWAPPED_DATA)
  212. cp_offset = info->portwidth - i;
  213. val = *((uchar*)&cmd_le + cword_offset);
  214. #else
  215. cp_offset = i - 1;
  216. val = *((uchar*)&cmd + sizeof(u32) - cword_offset - 1);
  217. #endif
  218. cp[cp_offset] = (cword_offset >= sizeof(u32)) ? 0x00 : val;
  219. }
  220. }
  221. #ifdef DEBUG
  222. /*-----------------------------------------------------------------------
  223. * Debug support
  224. */
  225. static void print_longlong (char *str, unsigned long long data)
  226. {
  227. int i;
  228. char *cp;
  229. cp = (char *) &data;
  230. for (i = 0; i < 8; i++)
  231. sprintf (&str[i * 2], "%2.2x", *cp++);
  232. }
  233. static void flash_printqry (struct cfi_qry *qry)
  234. {
  235. u8 *p = (u8 *)qry;
  236. int x, y;
  237. for (x = 0; x < sizeof(struct cfi_qry); x += 16) {
  238. debug("%02x : ", x);
  239. for (y = 0; y < 16; y++)
  240. debug("%2.2x ", p[x + y]);
  241. debug(" ");
  242. for (y = 0; y < 16; y++) {
  243. unsigned char c = p[x + y];
  244. if (c >= 0x20 && c <= 0x7e)
  245. debug("%c", c);
  246. else
  247. debug(".");
  248. }
  249. debug("\n");
  250. }
  251. }
  252. #endif
  253. /*-----------------------------------------------------------------------
  254. * read a character at a port width address
  255. */
  256. static inline uchar flash_read_uchar (flash_info_t * info, uint offset)
  257. {
  258. uchar *cp;
  259. uchar retval;
  260. cp = flash_map (info, 0, offset);
  261. #if defined(__LITTLE_ENDIAN) || defined(CONFIG_SYS_WRITE_SWAPPED_DATA)
  262. retval = flash_read8(cp);
  263. #else
  264. retval = flash_read8(cp + info->portwidth - 1);
  265. #endif
  266. flash_unmap (info, 0, offset, cp);
  267. return retval;
  268. }
  269. /*-----------------------------------------------------------------------
  270. * read a word at a port width address, assume 16bit bus
  271. */
  272. static inline ushort flash_read_word (flash_info_t * info, uint offset)
  273. {
  274. ushort *addr, retval;
  275. addr = flash_map (info, 0, offset);
  276. retval = flash_read16 (addr);
  277. flash_unmap (info, 0, offset, addr);
  278. return retval;
  279. }
  280. /*-----------------------------------------------------------------------
  281. * read a long word by picking the least significant byte of each maximum
  282. * port size word. Swap for ppc format.
  283. */
  284. static ulong flash_read_long (flash_info_t * info, flash_sect_t sect,
  285. uint offset)
  286. {
  287. uchar *addr;
  288. ulong retval;
  289. #ifdef DEBUG
  290. int x;
  291. #endif
  292. addr = flash_map (info, sect, offset);
  293. #ifdef DEBUG
  294. debug ("long addr is at %p info->portwidth = %d\n", addr,
  295. info->portwidth);
  296. for (x = 0; x < 4 * info->portwidth; x++) {
  297. debug ("addr[%x] = 0x%x\n", x, flash_read8(addr + x));
  298. }
  299. #endif
  300. #if defined(__LITTLE_ENDIAN) || defined(CONFIG_SYS_WRITE_SWAPPED_DATA)
  301. retval = ((flash_read8(addr) << 16) |
  302. (flash_read8(addr + info->portwidth) << 24) |
  303. (flash_read8(addr + 2 * info->portwidth)) |
  304. (flash_read8(addr + 3 * info->portwidth) << 8));
  305. #else
  306. retval = ((flash_read8(addr + 2 * info->portwidth - 1) << 24) |
  307. (flash_read8(addr + info->portwidth - 1) << 16) |
  308. (flash_read8(addr + 4 * info->portwidth - 1) << 8) |
  309. (flash_read8(addr + 3 * info->portwidth - 1)));
  310. #endif
  311. flash_unmap(info, sect, offset, addr);
  312. return retval;
  313. }
  314. /*
  315. * Write a proper sized command to the correct address
  316. */
  317. void flash_write_cmd (flash_info_t * info, flash_sect_t sect,
  318. uint offset, u32 cmd)
  319. {
  320. void *addr;
  321. cfiword_t cword;
  322. addr = flash_map (info, sect, offset);
  323. flash_make_cmd (info, cmd, &cword);
  324. switch (info->portwidth) {
  325. case FLASH_CFI_8BIT:
  326. debug ("fwc addr %p cmd %x %x 8bit x %d bit\n", addr, cmd,
  327. cword.c, info->chipwidth << CFI_FLASH_SHIFT_WIDTH);
  328. flash_write8(cword.c, addr);
  329. break;
  330. case FLASH_CFI_16BIT:
  331. debug ("fwc addr %p cmd %x %4.4x 16bit x %d bit\n", addr,
  332. cmd, cword.w,
  333. info->chipwidth << CFI_FLASH_SHIFT_WIDTH);
  334. flash_write16(cword.w, addr);
  335. break;
  336. case FLASH_CFI_32BIT:
  337. debug ("fwc addr %p cmd %x %8.8lx 32bit x %d bit\n", addr,
  338. cmd, cword.l,
  339. info->chipwidth << CFI_FLASH_SHIFT_WIDTH);
  340. flash_write32(cword.l, addr);
  341. break;
  342. case FLASH_CFI_64BIT:
  343. #ifdef DEBUG
  344. {
  345. char str[20];
  346. print_longlong (str, cword.ll);
  347. debug ("fwrite addr %p cmd %x %s 64 bit x %d bit\n",
  348. addr, cmd, str,
  349. info->chipwidth << CFI_FLASH_SHIFT_WIDTH);
  350. }
  351. #endif
  352. flash_write64(cword.ll, addr);
  353. break;
  354. }
  355. /* Ensure all the instructions are fully finished */
  356. sync();
  357. flash_unmap(info, sect, offset, addr);
  358. }
  359. static void flash_unlock_seq (flash_info_t * info, flash_sect_t sect)
  360. {
  361. flash_write_cmd (info, sect, info->addr_unlock1, AMD_CMD_UNLOCK_START);
  362. flash_write_cmd (info, sect, info->addr_unlock2, AMD_CMD_UNLOCK_ACK);
  363. }
  364. /*-----------------------------------------------------------------------
  365. */
  366. static int flash_isequal (flash_info_t * info, flash_sect_t sect,
  367. uint offset, uchar cmd)
  368. {
  369. void *addr;
  370. cfiword_t cword;
  371. int retval;
  372. addr = flash_map (info, sect, offset);
  373. flash_make_cmd (info, cmd, &cword);
  374. debug ("is= cmd %x(%c) addr %p ", cmd, cmd, addr);
  375. switch (info->portwidth) {
  376. case FLASH_CFI_8BIT:
  377. debug ("is= %x %x\n", flash_read8(addr), cword.c);
  378. retval = (flash_read8(addr) == cword.c);
  379. break;
  380. case FLASH_CFI_16BIT:
  381. debug ("is= %4.4x %4.4x\n", flash_read16(addr), cword.w);
  382. retval = (flash_read16(addr) == cword.w);
  383. break;
  384. case FLASH_CFI_32BIT:
  385. debug ("is= %8.8x %8.8lx\n", flash_read32(addr), cword.l);
  386. retval = (flash_read32(addr) == cword.l);
  387. break;
  388. case FLASH_CFI_64BIT:
  389. #ifdef DEBUG
  390. {
  391. char str1[20];
  392. char str2[20];
  393. print_longlong (str1, flash_read64(addr));
  394. print_longlong (str2, cword.ll);
  395. debug ("is= %s %s\n", str1, str2);
  396. }
  397. #endif
  398. retval = (flash_read64(addr) == cword.ll);
  399. break;
  400. default:
  401. retval = 0;
  402. break;
  403. }
  404. flash_unmap(info, sect, offset, addr);
  405. return retval;
  406. }
  407. /*-----------------------------------------------------------------------
  408. */
  409. static int flash_isset (flash_info_t * info, flash_sect_t sect,
  410. uint offset, uchar cmd)
  411. {
  412. void *addr;
  413. cfiword_t cword;
  414. int retval;
  415. addr = flash_map (info, sect, offset);
  416. flash_make_cmd (info, cmd, &cword);
  417. switch (info->portwidth) {
  418. case FLASH_CFI_8BIT:
  419. retval = ((flash_read8(addr) & cword.c) == cword.c);
  420. break;
  421. case FLASH_CFI_16BIT:
  422. retval = ((flash_read16(addr) & cword.w) == cword.w);
  423. break;
  424. case FLASH_CFI_32BIT:
  425. retval = ((flash_read32(addr) & cword.l) == cword.l);
  426. break;
  427. case FLASH_CFI_64BIT:
  428. retval = ((flash_read64(addr) & cword.ll) == cword.ll);
  429. break;
  430. default:
  431. retval = 0;
  432. break;
  433. }
  434. flash_unmap(info, sect, offset, addr);
  435. return retval;
  436. }
  437. /*-----------------------------------------------------------------------
  438. */
  439. static int flash_toggle (flash_info_t * info, flash_sect_t sect,
  440. uint offset, uchar cmd)
  441. {
  442. void *addr;
  443. cfiword_t cword;
  444. int retval;
  445. addr = flash_map (info, sect, offset);
  446. flash_make_cmd (info, cmd, &cword);
  447. switch (info->portwidth) {
  448. case FLASH_CFI_8BIT:
  449. retval = flash_read8(addr) != flash_read8(addr);
  450. break;
  451. case FLASH_CFI_16BIT:
  452. retval = flash_read16(addr) != flash_read16(addr);
  453. break;
  454. case FLASH_CFI_32BIT:
  455. retval = flash_read32(addr) != flash_read32(addr);
  456. break;
  457. case FLASH_CFI_64BIT:
  458. retval = ( (flash_read32( addr ) != flash_read32( addr )) ||
  459. (flash_read32(addr+4) != flash_read32(addr+4)) );
  460. break;
  461. default:
  462. retval = 0;
  463. break;
  464. }
  465. flash_unmap(info, sect, offset, addr);
  466. return retval;
  467. }
  468. /*
  469. * flash_is_busy - check to see if the flash is busy
  470. *
  471. * This routine checks the status of the chip and returns true if the
  472. * chip is busy.
  473. */
  474. static int flash_is_busy (flash_info_t * info, flash_sect_t sect)
  475. {
  476. int retval;
  477. switch (info->vendor) {
  478. case CFI_CMDSET_INTEL_PROG_REGIONS:
  479. case CFI_CMDSET_INTEL_STANDARD:
  480. case CFI_CMDSET_INTEL_EXTENDED:
  481. retval = !flash_isset (info, sect, 0, FLASH_STATUS_DONE);
  482. break;
  483. case CFI_CMDSET_AMD_STANDARD:
  484. case CFI_CMDSET_AMD_EXTENDED:
  485. #ifdef CONFIG_FLASH_CFI_LEGACY
  486. case CFI_CMDSET_AMD_LEGACY:
  487. #endif
  488. retval = flash_toggle (info, sect, 0, AMD_STATUS_TOGGLE);
  489. break;
  490. default:
  491. retval = 0;
  492. }
  493. debug ("flash_is_busy: %d\n", retval);
  494. return retval;
  495. }
  496. /*-----------------------------------------------------------------------
  497. * wait for XSR.7 to be set. Time out with an error if it does not.
  498. * This routine does not set the flash to read-array mode.
  499. */
  500. static int flash_status_check (flash_info_t * info, flash_sect_t sector,
  501. ulong tout, char *prompt)
  502. {
  503. ulong start;
  504. #if CONFIG_SYS_HZ != 1000
  505. if ((ulong)CONFIG_SYS_HZ > 100000)
  506. tout *= (ulong)CONFIG_SYS_HZ / 1000; /* for a big HZ, avoid overflow */
  507. else
  508. tout = DIV_ROUND_UP(tout * (ulong)CONFIG_SYS_HZ, 1000);
  509. #endif
  510. /* Wait for command completion */
  511. #ifdef CONFIG_SYS_LOW_RES_TIMER
  512. reset_timer();
  513. #endif
  514. start = get_timer (0);
  515. WATCHDOG_RESET();
  516. while (flash_is_busy (info, sector)) {
  517. if (get_timer (start) > tout) {
  518. printf ("Flash %s timeout at address %lx data %lx\n",
  519. prompt, info->start[sector],
  520. flash_read_long (info, sector, 0));
  521. flash_write_cmd (info, sector, 0, info->cmd_reset);
  522. udelay(1);
  523. return ERR_TIMOUT;
  524. }
  525. udelay (1); /* also triggers watchdog */
  526. }
  527. return ERR_OK;
  528. }
  529. /*-----------------------------------------------------------------------
  530. * Wait for XSR.7 to be set, if it times out print an error, otherwise
  531. * do a full status check.
  532. *
  533. * This routine sets the flash to read-array mode.
  534. */
  535. static int flash_full_status_check (flash_info_t * info, flash_sect_t sector,
  536. ulong tout, char *prompt)
  537. {
  538. int retcode;
  539. retcode = flash_status_check (info, sector, tout, prompt);
  540. switch (info->vendor) {
  541. case CFI_CMDSET_INTEL_PROG_REGIONS:
  542. case CFI_CMDSET_INTEL_EXTENDED:
  543. case CFI_CMDSET_INTEL_STANDARD:
  544. if ((retcode != ERR_OK)
  545. && !flash_isequal (info, sector, 0, FLASH_STATUS_DONE)) {
  546. retcode = ERR_INVAL;
  547. printf ("Flash %s error at address %lx\n", prompt,
  548. info->start[sector]);
  549. if (flash_isset (info, sector, 0, FLASH_STATUS_ECLBS |
  550. FLASH_STATUS_PSLBS)) {
  551. puts ("Command Sequence Error.\n");
  552. } else if (flash_isset (info, sector, 0,
  553. FLASH_STATUS_ECLBS)) {
  554. puts ("Block Erase Error.\n");
  555. retcode = ERR_NOT_ERASED;
  556. } else if (flash_isset (info, sector, 0,
  557. FLASH_STATUS_PSLBS)) {
  558. puts ("Locking Error\n");
  559. }
  560. if (flash_isset (info, sector, 0, FLASH_STATUS_DPS)) {
  561. puts ("Block locked.\n");
  562. retcode = ERR_PROTECTED;
  563. }
  564. if (flash_isset (info, sector, 0, FLASH_STATUS_VPENS))
  565. puts ("Vpp Low Error.\n");
  566. }
  567. flash_write_cmd (info, sector, 0, info->cmd_reset);
  568. udelay(1);
  569. break;
  570. default:
  571. break;
  572. }
  573. return retcode;
  574. }
  575. static int use_flash_status_poll(flash_info_t *info)
  576. {
  577. #ifdef CONFIG_SYS_CFI_FLASH_STATUS_POLL
  578. if (info->vendor == CFI_CMDSET_AMD_EXTENDED ||
  579. info->vendor == CFI_CMDSET_AMD_STANDARD)
  580. return 1;
  581. #endif
  582. return 0;
  583. }
  584. static int flash_status_poll(flash_info_t *info, void *src, void *dst,
  585. ulong tout, char *prompt)
  586. {
  587. #ifdef CONFIG_SYS_CFI_FLASH_STATUS_POLL
  588. ulong start;
  589. int ready;
  590. #if CONFIG_SYS_HZ != 1000
  591. if ((ulong)CONFIG_SYS_HZ > 100000)
  592. tout *= (ulong)CONFIG_SYS_HZ / 1000; /* for a big HZ, avoid overflow */
  593. else
  594. tout = DIV_ROUND_UP(tout * (ulong)CONFIG_SYS_HZ, 1000);
  595. #endif
  596. /* Wait for command completion */
  597. #ifdef CONFIG_SYS_LOW_RES_TIMER
  598. reset_timer();
  599. #endif
  600. start = get_timer(0);
  601. WATCHDOG_RESET();
  602. while (1) {
  603. switch (info->portwidth) {
  604. case FLASH_CFI_8BIT:
  605. ready = flash_read8(dst) == flash_read8(src);
  606. break;
  607. case FLASH_CFI_16BIT:
  608. ready = flash_read16(dst) == flash_read16(src);
  609. break;
  610. case FLASH_CFI_32BIT:
  611. ready = flash_read32(dst) == flash_read32(src);
  612. break;
  613. case FLASH_CFI_64BIT:
  614. ready = flash_read64(dst) == flash_read64(src);
  615. break;
  616. default:
  617. ready = 0;
  618. break;
  619. }
  620. if (ready)
  621. break;
  622. if (get_timer(start) > tout) {
  623. printf("Flash %s timeout at address %lx data %lx\n",
  624. prompt, (ulong)dst, (ulong)flash_read8(dst));
  625. return ERR_TIMOUT;
  626. }
  627. udelay(1); /* also triggers watchdog */
  628. }
  629. #endif /* CONFIG_SYS_CFI_FLASH_STATUS_POLL */
  630. return ERR_OK;
  631. }
  632. /*-----------------------------------------------------------------------
  633. */
  634. static void flash_add_byte (flash_info_t * info, cfiword_t * cword, uchar c)
  635. {
  636. #if defined(__LITTLE_ENDIAN) && !defined(CONFIG_SYS_WRITE_SWAPPED_DATA)
  637. unsigned short w;
  638. unsigned int l;
  639. unsigned long long ll;
  640. #endif
  641. switch (info->portwidth) {
  642. case FLASH_CFI_8BIT:
  643. cword->c = c;
  644. break;
  645. case FLASH_CFI_16BIT:
  646. #if defined(__LITTLE_ENDIAN) && !defined(CONFIG_SYS_WRITE_SWAPPED_DATA)
  647. w = c;
  648. w <<= 8;
  649. cword->w = (cword->w >> 8) | w;
  650. #else
  651. cword->w = (cword->w << 8) | c;
  652. #endif
  653. break;
  654. case FLASH_CFI_32BIT:
  655. #if defined(__LITTLE_ENDIAN) && !defined(CONFIG_SYS_WRITE_SWAPPED_DATA)
  656. l = c;
  657. l <<= 24;
  658. cword->l = (cword->l >> 8) | l;
  659. #else
  660. cword->l = (cword->l << 8) | c;
  661. #endif
  662. break;
  663. case FLASH_CFI_64BIT:
  664. #if defined(__LITTLE_ENDIAN) && !defined(CONFIG_SYS_WRITE_SWAPPED_DATA)
  665. ll = c;
  666. ll <<= 56;
  667. cword->ll = (cword->ll >> 8) | ll;
  668. #else
  669. cword->ll = (cword->ll << 8) | c;
  670. #endif
  671. break;
  672. }
  673. }
  674. /*
  675. * Loop through the sector table starting from the previously found sector.
  676. * Searches forwards or backwards, dependent on the passed address.
  677. */
  678. static flash_sect_t find_sector (flash_info_t * info, ulong addr)
  679. {
  680. static flash_sect_t saved_sector = 0; /* previously found sector */
  681. static flash_info_t *saved_info = 0; /* previously used flash bank */
  682. flash_sect_t sector = saved_sector;
  683. if ((info != saved_info) || (sector >= info->sector_count))
  684. sector = 0;
  685. while ((info->start[sector] < addr)
  686. && (sector < info->sector_count - 1))
  687. sector++;
  688. while ((info->start[sector] > addr) && (sector > 0))
  689. /*
  690. * also decrements the sector in case of an overshot
  691. * in the first loop
  692. */
  693. sector--;
  694. saved_sector = sector;
  695. saved_info = info;
  696. return sector;
  697. }
  698. /*-----------------------------------------------------------------------
  699. */
  700. static int flash_write_cfiword (flash_info_t * info, ulong dest,
  701. cfiword_t cword)
  702. {
  703. void *dstaddr = (void *)dest;
  704. int flag;
  705. flash_sect_t sect = 0;
  706. char sect_found = 0;
  707. /* Check if Flash is (sufficiently) erased */
  708. switch (info->portwidth) {
  709. case FLASH_CFI_8BIT:
  710. flag = ((flash_read8(dstaddr) & cword.c) == cword.c);
  711. break;
  712. case FLASH_CFI_16BIT:
  713. flag = ((flash_read16(dstaddr) & cword.w) == cword.w);
  714. break;
  715. case FLASH_CFI_32BIT:
  716. flag = ((flash_read32(dstaddr) & cword.l) == cword.l);
  717. break;
  718. case FLASH_CFI_64BIT:
  719. flag = ((flash_read64(dstaddr) & cword.ll) == cword.ll);
  720. break;
  721. default:
  722. flag = 0;
  723. break;
  724. }
  725. if (!flag)
  726. return ERR_NOT_ERASED;
  727. /* Disable interrupts which might cause a timeout here */
  728. flag = disable_interrupts ();
  729. switch (info->vendor) {
  730. case CFI_CMDSET_INTEL_PROG_REGIONS:
  731. case CFI_CMDSET_INTEL_EXTENDED:
  732. case CFI_CMDSET_INTEL_STANDARD:
  733. flash_write_cmd (info, 0, 0, FLASH_CMD_CLEAR_STATUS);
  734. flash_write_cmd (info, 0, 0, FLASH_CMD_WRITE);
  735. break;
  736. case CFI_CMDSET_AMD_EXTENDED:
  737. case CFI_CMDSET_AMD_STANDARD:
  738. sect = find_sector(info, dest);
  739. flash_unlock_seq (info, sect);
  740. flash_write_cmd (info, sect, info->addr_unlock1, AMD_CMD_WRITE);
  741. sect_found = 1;
  742. break;
  743. #ifdef CONFIG_FLASH_CFI_LEGACY
  744. case CFI_CMDSET_AMD_LEGACY:
  745. sect = find_sector(info, dest);
  746. flash_unlock_seq (info, 0);
  747. flash_write_cmd (info, 0, info->addr_unlock1, AMD_CMD_WRITE);
  748. sect_found = 1;
  749. break;
  750. #endif
  751. }
  752. switch (info->portwidth) {
  753. case FLASH_CFI_8BIT:
  754. flash_write8(cword.c, dstaddr);
  755. break;
  756. case FLASH_CFI_16BIT:
  757. flash_write16(cword.w, dstaddr);
  758. break;
  759. case FLASH_CFI_32BIT:
  760. flash_write32(cword.l, dstaddr);
  761. break;
  762. case FLASH_CFI_64BIT:
  763. flash_write64(cword.ll, dstaddr);
  764. break;
  765. }
  766. /* re-enable interrupts if necessary */
  767. if (flag)
  768. enable_interrupts ();
  769. if (!sect_found)
  770. sect = find_sector (info, dest);
  771. if (use_flash_status_poll(info))
  772. return flash_status_poll(info, &cword, dstaddr,
  773. info->write_tout, "write");
  774. else
  775. return flash_full_status_check(info, sect,
  776. info->write_tout, "write");
  777. }
  778. #ifdef CONFIG_SYS_FLASH_USE_BUFFER_WRITE
  779. static int flash_write_cfibuffer (flash_info_t * info, ulong dest, uchar * cp,
  780. int len)
  781. {
  782. flash_sect_t sector;
  783. int cnt;
  784. int retcode;
  785. void *src = cp;
  786. void *dst = (void *)dest;
  787. void *dst2 = dst;
  788. int flag = 1;
  789. uint offset = 0;
  790. unsigned int shift;
  791. uchar write_cmd;
  792. switch (info->portwidth) {
  793. case FLASH_CFI_8BIT:
  794. shift = 0;
  795. break;
  796. case FLASH_CFI_16BIT:
  797. shift = 1;
  798. break;
  799. case FLASH_CFI_32BIT:
  800. shift = 2;
  801. break;
  802. case FLASH_CFI_64BIT:
  803. shift = 3;
  804. break;
  805. default:
  806. retcode = ERR_INVAL;
  807. goto out_unmap;
  808. }
  809. cnt = len >> shift;
  810. while ((cnt-- > 0) && (flag == 1)) {
  811. switch (info->portwidth) {
  812. case FLASH_CFI_8BIT:
  813. flag = ((flash_read8(dst2) & flash_read8(src)) ==
  814. flash_read8(src));
  815. src += 1, dst2 += 1;
  816. break;
  817. case FLASH_CFI_16BIT:
  818. flag = ((flash_read16(dst2) & flash_read16(src)) ==
  819. flash_read16(src));
  820. src += 2, dst2 += 2;
  821. break;
  822. case FLASH_CFI_32BIT:
  823. flag = ((flash_read32(dst2) & flash_read32(src)) ==
  824. flash_read32(src));
  825. src += 4, dst2 += 4;
  826. break;
  827. case FLASH_CFI_64BIT:
  828. flag = ((flash_read64(dst2) & flash_read64(src)) ==
  829. flash_read64(src));
  830. src += 8, dst2 += 8;
  831. break;
  832. }
  833. }
  834. if (!flag) {
  835. retcode = ERR_NOT_ERASED;
  836. goto out_unmap;
  837. }
  838. src = cp;
  839. sector = find_sector (info, dest);
  840. switch (info->vendor) {
  841. case CFI_CMDSET_INTEL_PROG_REGIONS:
  842. case CFI_CMDSET_INTEL_STANDARD:
  843. case CFI_CMDSET_INTEL_EXTENDED:
  844. write_cmd = (info->vendor == CFI_CMDSET_INTEL_PROG_REGIONS) ?
  845. FLASH_CMD_WRITE_BUFFER_PROG : FLASH_CMD_WRITE_TO_BUFFER;
  846. flash_write_cmd (info, sector, 0, FLASH_CMD_CLEAR_STATUS);
  847. flash_write_cmd (info, sector, 0, FLASH_CMD_READ_STATUS);
  848. flash_write_cmd (info, sector, 0, write_cmd);
  849. retcode = flash_status_check (info, sector,
  850. info->buffer_write_tout,
  851. "write to buffer");
  852. if (retcode == ERR_OK) {
  853. /* reduce the number of loops by the width of
  854. * the port */
  855. cnt = len >> shift;
  856. flash_write_cmd (info, sector, 0, cnt - 1);
  857. while (cnt-- > 0) {
  858. switch (info->portwidth) {
  859. case FLASH_CFI_8BIT:
  860. flash_write8(flash_read8(src), dst);
  861. src += 1, dst += 1;
  862. break;
  863. case FLASH_CFI_16BIT:
  864. flash_write16(flash_read16(src), dst);
  865. src += 2, dst += 2;
  866. break;
  867. case FLASH_CFI_32BIT:
  868. flash_write32(flash_read32(src), dst);
  869. src += 4, dst += 4;
  870. break;
  871. case FLASH_CFI_64BIT:
  872. flash_write64(flash_read64(src), dst);
  873. src += 8, dst += 8;
  874. break;
  875. default:
  876. retcode = ERR_INVAL;
  877. goto out_unmap;
  878. }
  879. }
  880. flash_write_cmd (info, sector, 0,
  881. FLASH_CMD_WRITE_BUFFER_CONFIRM);
  882. retcode = flash_full_status_check (
  883. info, sector, info->buffer_write_tout,
  884. "buffer write");
  885. }
  886. break;
  887. case CFI_CMDSET_AMD_STANDARD:
  888. case CFI_CMDSET_AMD_EXTENDED:
  889. flash_unlock_seq(info,0);
  890. #ifdef CONFIG_FLASH_SPANSION_S29WS_N
  891. offset = ((unsigned long)dst - info->start[sector]) >> shift;
  892. #endif
  893. flash_write_cmd(info, sector, offset, AMD_CMD_WRITE_TO_BUFFER);
  894. cnt = len >> shift;
  895. flash_write_cmd(info, sector, offset, cnt - 1);
  896. switch (info->portwidth) {
  897. case FLASH_CFI_8BIT:
  898. while (cnt-- > 0) {
  899. flash_write8(flash_read8(src), dst);
  900. src += 1, dst += 1;
  901. }
  902. break;
  903. case FLASH_CFI_16BIT:
  904. while (cnt-- > 0) {
  905. flash_write16(flash_read16(src), dst);
  906. src += 2, dst += 2;
  907. }
  908. break;
  909. case FLASH_CFI_32BIT:
  910. while (cnt-- > 0) {
  911. flash_write32(flash_read32(src), dst);
  912. src += 4, dst += 4;
  913. }
  914. break;
  915. case FLASH_CFI_64BIT:
  916. while (cnt-- > 0) {
  917. flash_write64(flash_read64(src), dst);
  918. src += 8, dst += 8;
  919. }
  920. break;
  921. default:
  922. retcode = ERR_INVAL;
  923. goto out_unmap;
  924. }
  925. flash_write_cmd (info, sector, 0, AMD_CMD_WRITE_BUFFER_CONFIRM);
  926. if (use_flash_status_poll(info))
  927. retcode = flash_status_poll(info, src - (1 << shift),
  928. dst - (1 << shift),
  929. info->buffer_write_tout,
  930. "buffer write");
  931. else
  932. retcode = flash_full_status_check(info, sector,
  933. info->buffer_write_tout,
  934. "buffer write");
  935. break;
  936. default:
  937. debug ("Unknown Command Set\n");
  938. retcode = ERR_INVAL;
  939. break;
  940. }
  941. out_unmap:
  942. return retcode;
  943. }
  944. #endif /* CONFIG_SYS_FLASH_USE_BUFFER_WRITE */
  945. /*-----------------------------------------------------------------------
  946. */
  947. int flash_erase (flash_info_t * info, int s_first, int s_last)
  948. {
  949. int rcode = 0;
  950. int prot;
  951. flash_sect_t sect;
  952. int st;
  953. if (info->flash_id != FLASH_MAN_CFI) {
  954. puts ("Can't erase unknown flash type - aborted\n");
  955. return 1;
  956. }
  957. if ((s_first < 0) || (s_first > s_last)) {
  958. puts ("- no sectors to erase\n");
  959. return 1;
  960. }
  961. prot = 0;
  962. for (sect = s_first; sect <= s_last; ++sect) {
  963. if (info->protect[sect]) {
  964. prot++;
  965. }
  966. }
  967. if (prot) {
  968. printf ("- Warning: %d protected sectors will not be erased!\n",
  969. prot);
  970. } else if (flash_verbose) {
  971. putc ('\n');
  972. }
  973. for (sect = s_first; sect <= s_last; sect++) {
  974. if (ctrlc()) {
  975. printf("\n");
  976. return 1;
  977. }
  978. if (info->protect[sect] == 0) { /* not protected */
  979. #ifdef CONFIG_SYS_FLASH_CHECK_BLANK_BEFORE_ERASE
  980. int k;
  981. int size;
  982. int erased;
  983. u32 *flash;
  984. /*
  985. * Check if whole sector is erased
  986. */
  987. size = flash_sector_size(info, sect);
  988. erased = 1;
  989. flash = (u32 *)info->start[sect];
  990. /* divide by 4 for longword access */
  991. size = size >> 2;
  992. for (k = 0; k < size; k++) {
  993. if (flash_read32(flash++) != 0xffffffff) {
  994. erased = 0;
  995. break;
  996. }
  997. }
  998. if (erased) {
  999. if (flash_verbose)
  1000. putc(',');
  1001. continue;
  1002. }
  1003. #endif
  1004. switch (info->vendor) {
  1005. case CFI_CMDSET_INTEL_PROG_REGIONS:
  1006. case CFI_CMDSET_INTEL_STANDARD:
  1007. case CFI_CMDSET_INTEL_EXTENDED:
  1008. flash_write_cmd (info, sect, 0,
  1009. FLASH_CMD_CLEAR_STATUS);
  1010. flash_write_cmd (info, sect, 0,
  1011. FLASH_CMD_BLOCK_ERASE);
  1012. flash_write_cmd (info, sect, 0,
  1013. FLASH_CMD_ERASE_CONFIRM);
  1014. break;
  1015. case CFI_CMDSET_AMD_STANDARD:
  1016. case CFI_CMDSET_AMD_EXTENDED:
  1017. flash_unlock_seq (info, sect);
  1018. flash_write_cmd (info, sect,
  1019. info->addr_unlock1,
  1020. AMD_CMD_ERASE_START);
  1021. flash_unlock_seq (info, sect);
  1022. flash_write_cmd (info, sect, 0,
  1023. AMD_CMD_ERASE_SECTOR);
  1024. break;
  1025. #ifdef CONFIG_FLASH_CFI_LEGACY
  1026. case CFI_CMDSET_AMD_LEGACY:
  1027. flash_unlock_seq (info, 0);
  1028. flash_write_cmd (info, 0, info->addr_unlock1,
  1029. AMD_CMD_ERASE_START);
  1030. flash_unlock_seq (info, 0);
  1031. flash_write_cmd (info, sect, 0,
  1032. AMD_CMD_ERASE_SECTOR);
  1033. break;
  1034. #endif
  1035. default:
  1036. debug ("Unkown flash vendor %d\n",
  1037. info->vendor);
  1038. break;
  1039. }
  1040. if (use_flash_status_poll(info)) {
  1041. cfiword_t cword = (cfiword_t)0xffffffffffffffffULL;
  1042. void *dest;
  1043. dest = flash_map(info, sect, 0);
  1044. st = flash_status_poll(info, &cword, dest,
  1045. info->erase_blk_tout, "erase");
  1046. flash_unmap(info, sect, 0, dest);
  1047. } else
  1048. st = flash_full_status_check(info, sect,
  1049. info->erase_blk_tout,
  1050. "erase");
  1051. if (st)
  1052. rcode = 1;
  1053. else if (flash_verbose)
  1054. putc ('.');
  1055. }
  1056. }
  1057. if (flash_verbose)
  1058. puts (" done\n");
  1059. return rcode;
  1060. }
  1061. #ifdef CONFIG_SYS_FLASH_EMPTY_INFO
  1062. static int sector_erased(flash_info_t *info, int i)
  1063. {
  1064. int k;
  1065. int size;
  1066. u32 *flash;
  1067. /*
  1068. * Check if whole sector is erased
  1069. */
  1070. size = flash_sector_size(info, i);
  1071. flash = (u32 *)info->start[i];
  1072. /* divide by 4 for longword access */
  1073. size = size >> 2;
  1074. for (k = 0; k < size; k++) {
  1075. if (flash_read32(flash++) != 0xffffffff)
  1076. return 0; /* not erased */
  1077. }
  1078. return 1; /* erased */
  1079. }
  1080. #endif /* CONFIG_SYS_FLASH_EMPTY_INFO */
  1081. void flash_print_info (flash_info_t * info)
  1082. {
  1083. int i;
  1084. if (info->flash_id != FLASH_MAN_CFI) {
  1085. puts ("missing or unknown FLASH type\n");
  1086. return;
  1087. }
  1088. printf ("%s flash (%d x %d)",
  1089. info->name,
  1090. (info->portwidth << 3), (info->chipwidth << 3));
  1091. if (info->size < 1024*1024)
  1092. printf (" Size: %ld kB in %d Sectors\n",
  1093. info->size >> 10, info->sector_count);
  1094. else
  1095. printf (" Size: %ld MB in %d Sectors\n",
  1096. info->size >> 20, info->sector_count);
  1097. printf (" ");
  1098. switch (info->vendor) {
  1099. case CFI_CMDSET_INTEL_PROG_REGIONS:
  1100. printf ("Intel Prog Regions");
  1101. break;
  1102. case CFI_CMDSET_INTEL_STANDARD:
  1103. printf ("Intel Standard");
  1104. break;
  1105. case CFI_CMDSET_INTEL_EXTENDED:
  1106. printf ("Intel Extended");
  1107. break;
  1108. case CFI_CMDSET_AMD_STANDARD:
  1109. printf ("AMD Standard");
  1110. break;
  1111. case CFI_CMDSET_AMD_EXTENDED:
  1112. printf ("AMD Extended");
  1113. break;
  1114. #ifdef CONFIG_FLASH_CFI_LEGACY
  1115. case CFI_CMDSET_AMD_LEGACY:
  1116. printf ("AMD Legacy");
  1117. break;
  1118. #endif
  1119. default:
  1120. printf ("Unknown (%d)", info->vendor);
  1121. break;
  1122. }
  1123. printf (" command set, Manufacturer ID: 0x%02X, Device ID: 0x",
  1124. info->manufacturer_id);
  1125. printf (info->chipwidth == FLASH_CFI_16BIT ? "%04X" : "%02X",
  1126. info->device_id);
  1127. if ((info->device_id & 0xff) == 0x7E) {
  1128. printf(info->chipwidth == FLASH_CFI_16BIT ? "%04X" : "%02X",
  1129. info->device_id2);
  1130. }
  1131. printf ("\n Erase timeout: %ld ms, write timeout: %ld ms\n",
  1132. info->erase_blk_tout,
  1133. info->write_tout);
  1134. if (info->buffer_size > 1) {
  1135. printf (" Buffer write timeout: %ld ms, "
  1136. "buffer size: %d bytes\n",
  1137. info->buffer_write_tout,
  1138. info->buffer_size);
  1139. }
  1140. puts ("\n Sector Start Addresses:");
  1141. for (i = 0; i < info->sector_count; ++i) {
  1142. if (ctrlc())
  1143. break;
  1144. if ((i % 5) == 0)
  1145. putc('\n');
  1146. #ifdef CONFIG_SYS_FLASH_EMPTY_INFO
  1147. /* print empty and read-only info */
  1148. printf (" %08lX %c %s ",
  1149. info->start[i],
  1150. sector_erased(info, i) ? 'E' : ' ',
  1151. info->protect[i] ? "RO" : " ");
  1152. #else /* ! CONFIG_SYS_FLASH_EMPTY_INFO */
  1153. printf (" %08lX %s ",
  1154. info->start[i],
  1155. info->protect[i] ? "RO" : " ");
  1156. #endif
  1157. }
  1158. putc ('\n');
  1159. return;
  1160. }
  1161. /*-----------------------------------------------------------------------
  1162. * This is used in a few places in write_buf() to show programming
  1163. * progress. Making it a function is nasty because it needs to do side
  1164. * effect updates to digit and dots. Repeated code is nasty too, so
  1165. * we define it once here.
  1166. */
  1167. #ifdef CONFIG_FLASH_SHOW_PROGRESS
  1168. #define FLASH_SHOW_PROGRESS(scale, dots, digit, dots_sub) \
  1169. if (flash_verbose) { \
  1170. dots -= dots_sub; \
  1171. if ((scale > 0) && (dots <= 0)) { \
  1172. if ((digit % 5) == 0) \
  1173. printf ("%d", digit / 5); \
  1174. else \
  1175. putc ('.'); \
  1176. digit--; \
  1177. dots += scale; \
  1178. } \
  1179. }
  1180. #else
  1181. #define FLASH_SHOW_PROGRESS(scale, dots, digit, dots_sub)
  1182. #endif
  1183. /*-----------------------------------------------------------------------
  1184. * Copy memory to flash, returns:
  1185. * 0 - OK
  1186. * 1 - write timeout
  1187. * 2 - Flash not erased
  1188. */
  1189. int write_buff (flash_info_t * info, uchar * src, ulong addr, ulong cnt)
  1190. {
  1191. ulong wp;
  1192. uchar *p;
  1193. int aln;
  1194. cfiword_t cword;
  1195. int i, rc;
  1196. #ifdef CONFIG_SYS_FLASH_USE_BUFFER_WRITE
  1197. int buffered_size;
  1198. #endif
  1199. #ifdef CONFIG_FLASH_SHOW_PROGRESS
  1200. int digit = CONFIG_FLASH_SHOW_PROGRESS;
  1201. int scale = 0;
  1202. int dots = 0;
  1203. /*
  1204. * Suppress if there are fewer than CONFIG_FLASH_SHOW_PROGRESS writes.
  1205. */
  1206. if (cnt >= CONFIG_FLASH_SHOW_PROGRESS) {
  1207. scale = (int)((cnt + CONFIG_FLASH_SHOW_PROGRESS - 1) /
  1208. CONFIG_FLASH_SHOW_PROGRESS);
  1209. }
  1210. #endif
  1211. /* get lower aligned address */
  1212. wp = (addr & ~(info->portwidth - 1));
  1213. /* handle unaligned start */
  1214. if ((aln = addr - wp) != 0) {
  1215. cword.l = 0;
  1216. p = (uchar *)wp;
  1217. for (i = 0; i < aln; ++i)
  1218. flash_add_byte (info, &cword, flash_read8(p + i));
  1219. for (; (i < info->portwidth) && (cnt > 0); i++) {
  1220. flash_add_byte (info, &cword, *src++);
  1221. cnt--;
  1222. }
  1223. for (; (cnt == 0) && (i < info->portwidth); ++i)
  1224. flash_add_byte (info, &cword, flash_read8(p + i));
  1225. rc = flash_write_cfiword (info, wp, cword);
  1226. if (rc != 0)
  1227. return rc;
  1228. wp += i;
  1229. FLASH_SHOW_PROGRESS(scale, dots, digit, i);
  1230. }
  1231. /* handle the aligned part */
  1232. #ifdef CONFIG_SYS_FLASH_USE_BUFFER_WRITE
  1233. buffered_size = (info->portwidth / info->chipwidth);
  1234. buffered_size *= info->buffer_size;
  1235. while (cnt >= info->portwidth) {
  1236. /* prohibit buffer write when buffer_size is 1 */
  1237. if (info->buffer_size == 1) {
  1238. cword.l = 0;
  1239. for (i = 0; i < info->portwidth; i++)
  1240. flash_add_byte (info, &cword, *src++);
  1241. if ((rc = flash_write_cfiword (info, wp, cword)) != 0)
  1242. return rc;
  1243. wp += info->portwidth;
  1244. cnt -= info->portwidth;
  1245. continue;
  1246. }
  1247. /* write buffer until next buffered_size aligned boundary */
  1248. i = buffered_size - (wp % buffered_size);
  1249. if (i > cnt)
  1250. i = cnt;
  1251. if ((rc = flash_write_cfibuffer (info, wp, src, i)) != ERR_OK)
  1252. return rc;
  1253. i -= i & (info->portwidth - 1);
  1254. wp += i;
  1255. src += i;
  1256. cnt -= i;
  1257. FLASH_SHOW_PROGRESS(scale, dots, digit, i);
  1258. /* Only check every once in a while */
  1259. if ((cnt & 0xFFFF) < buffered_size && ctrlc())
  1260. return ERR_ABORTED;
  1261. }
  1262. #else
  1263. while (cnt >= info->portwidth) {
  1264. cword.l = 0;
  1265. for (i = 0; i < info->portwidth; i++) {
  1266. flash_add_byte (info, &cword, *src++);
  1267. }
  1268. if ((rc = flash_write_cfiword (info, wp, cword)) != 0)
  1269. return rc;
  1270. wp += info->portwidth;
  1271. cnt -= info->portwidth;
  1272. FLASH_SHOW_PROGRESS(scale, dots, digit, info->portwidth);
  1273. /* Only check every once in a while */
  1274. if ((cnt & 0xFFFF) < info->portwidth && ctrlc())
  1275. return ERR_ABORTED;
  1276. }
  1277. #endif /* CONFIG_SYS_FLASH_USE_BUFFER_WRITE */
  1278. if (cnt == 0) {
  1279. return (0);
  1280. }
  1281. /*
  1282. * handle unaligned tail bytes
  1283. */
  1284. cword.l = 0;
  1285. p = (uchar *)wp;
  1286. for (i = 0; (i < info->portwidth) && (cnt > 0); ++i) {
  1287. flash_add_byte (info, &cword, *src++);
  1288. --cnt;
  1289. }
  1290. for (; i < info->portwidth; ++i)
  1291. flash_add_byte (info, &cword, flash_read8(p + i));
  1292. return flash_write_cfiword (info, wp, cword);
  1293. }
  1294. /*-----------------------------------------------------------------------
  1295. */
  1296. #ifdef CONFIG_SYS_FLASH_PROTECTION
  1297. static int cfi_protect_bugfix(flash_info_t *info, long sector, int prot)
  1298. {
  1299. if ((info->manufacturer_id == (uchar)INTEL_MANUFACT) &&
  1300. (info->device_id == NUMONYX_256MBIT)) {
  1301. /*
  1302. * see errata called
  1303. * "Numonyx Axcell P33/P30 Specification Update" :)
  1304. */
  1305. flash_write_cmd(info, sector, 0, FLASH_CMD_READ_ID);
  1306. if (!flash_isequal(info, sector, FLASH_OFFSET_PROTECT,
  1307. prot)) {
  1308. /*
  1309. * cmd must come before FLASH_CMD_PROTECT + 20us
  1310. * Disable interrupts which might cause a timeout here.
  1311. */
  1312. int flag = disable_interrupts();
  1313. unsigned short cmd;
  1314. if (prot)
  1315. cmd = FLASH_CMD_PROTECT_SET;
  1316. else
  1317. cmd = FLASH_CMD_PROTECT_CLEAR;
  1318. flash_write_cmd(info, sector, 0,
  1319. FLASH_CMD_PROTECT);
  1320. flash_write_cmd(info, sector, 0, cmd);
  1321. /* re-enable interrupts if necessary */
  1322. if (flag)
  1323. enable_interrupts();
  1324. }
  1325. return 1;
  1326. }
  1327. return 0;
  1328. }
  1329. int flash_real_protect (flash_info_t * info, long sector, int prot)
  1330. {
  1331. int retcode = 0;
  1332. switch (info->vendor) {
  1333. case CFI_CMDSET_INTEL_PROG_REGIONS:
  1334. case CFI_CMDSET_INTEL_STANDARD:
  1335. case CFI_CMDSET_INTEL_EXTENDED:
  1336. if (!cfi_protect_bugfix(info, sector, prot)) {
  1337. flash_write_cmd(info, sector, 0,
  1338. FLASH_CMD_CLEAR_STATUS);
  1339. flash_write_cmd(info, sector, 0,
  1340. FLASH_CMD_PROTECT);
  1341. if (prot)
  1342. flash_write_cmd(info, sector, 0,
  1343. FLASH_CMD_PROTECT_SET);
  1344. else
  1345. flash_write_cmd(info, sector, 0,
  1346. FLASH_CMD_PROTECT_CLEAR);
  1347. }
  1348. break;
  1349. case CFI_CMDSET_AMD_EXTENDED:
  1350. case CFI_CMDSET_AMD_STANDARD:
  1351. /* U-Boot only checks the first byte */
  1352. if (info->manufacturer_id == (uchar)ATM_MANUFACT) {
  1353. if (prot) {
  1354. flash_unlock_seq (info, 0);
  1355. flash_write_cmd (info, 0,
  1356. info->addr_unlock1,
  1357. ATM_CMD_SOFTLOCK_START);
  1358. flash_unlock_seq (info, 0);
  1359. flash_write_cmd (info, sector, 0,
  1360. ATM_CMD_LOCK_SECT);
  1361. } else {
  1362. flash_write_cmd (info, 0,
  1363. info->addr_unlock1,
  1364. AMD_CMD_UNLOCK_START);
  1365. if (info->device_id == ATM_ID_BV6416)
  1366. flash_write_cmd (info, sector,
  1367. 0, ATM_CMD_UNLOCK_SECT);
  1368. }
  1369. }
  1370. if (info->manufacturer_id == (uchar)AMD_MANUFACT) {
  1371. int flag = disable_interrupts();
  1372. int lock_flag;
  1373. flash_unlock_seq(info, 0);
  1374. flash_write_cmd(info, 0, info->addr_unlock1,
  1375. AMD_CMD_SET_PPB_ENTRY);
  1376. lock_flag = flash_isset(info, sector, 0, 0x01);
  1377. if (prot) {
  1378. if (lock_flag) {
  1379. flash_write_cmd(info, sector, 0,
  1380. AMD_CMD_PPB_LOCK_BC1);
  1381. flash_write_cmd(info, sector, 0,
  1382. AMD_CMD_PPB_LOCK_BC2);
  1383. }
  1384. debug("sector %ld %slocked\n", sector,
  1385. lock_flag ? "" : "already ");
  1386. } else {
  1387. if (!lock_flag) {
  1388. debug("unlock %ld\n", sector);
  1389. flash_write_cmd(info, 0, 0,
  1390. AMD_CMD_PPB_UNLOCK_BC1);
  1391. flash_write_cmd(info, 0, 0,
  1392. AMD_CMD_PPB_UNLOCK_BC2);
  1393. }
  1394. debug("sector %ld %sunlocked\n", sector,
  1395. !lock_flag ? "" : "already ");
  1396. }
  1397. if (flag)
  1398. enable_interrupts();
  1399. if (flash_status_check(info, sector,
  1400. info->erase_blk_tout,
  1401. prot ? "protect" : "unprotect"))
  1402. printf("status check error\n");
  1403. flash_write_cmd(info, 0, 0,
  1404. AMD_CMD_SET_PPB_EXIT_BC1);
  1405. flash_write_cmd(info, 0, 0,
  1406. AMD_CMD_SET_PPB_EXIT_BC2);
  1407. }
  1408. break;
  1409. #ifdef CONFIG_FLASH_CFI_LEGACY
  1410. case CFI_CMDSET_AMD_LEGACY:
  1411. flash_write_cmd (info, sector, 0, FLASH_CMD_CLEAR_STATUS);
  1412. flash_write_cmd (info, sector, 0, FLASH_CMD_PROTECT);
  1413. if (prot)
  1414. flash_write_cmd (info, sector, 0, FLASH_CMD_PROTECT_SET);
  1415. else
  1416. flash_write_cmd (info, sector, 0, FLASH_CMD_PROTECT_CLEAR);
  1417. #endif
  1418. };
  1419. /*
  1420. * Flash needs to be in status register read mode for
  1421. * flash_full_status_check() to work correctly
  1422. */
  1423. flash_write_cmd(info, sector, 0, FLASH_CMD_READ_STATUS);
  1424. if ((retcode =
  1425. flash_full_status_check (info, sector, info->erase_blk_tout,
  1426. prot ? "protect" : "unprotect")) == 0) {
  1427. info->protect[sector] = prot;
  1428. /*
  1429. * On some of Intel's flash chips (marked via legacy_unlock)
  1430. * unprotect unprotects all locking.
  1431. */
  1432. if ((prot == 0) && (info->legacy_unlock)) {
  1433. flash_sect_t i;
  1434. for (i = 0; i < info->sector_count; i++) {
  1435. if (info->protect[i])
  1436. flash_real_protect (info, i, 1);
  1437. }
  1438. }
  1439. }
  1440. return retcode;
  1441. }
  1442. /*-----------------------------------------------------------------------
  1443. * flash_read_user_serial - read the OneTimeProgramming cells
  1444. */
  1445. void flash_read_user_serial (flash_info_t * info, void *buffer, int offset,
  1446. int len)
  1447. {
  1448. uchar *src;
  1449. uchar *dst;
  1450. dst = buffer;
  1451. src = flash_map (info, 0, FLASH_OFFSET_USER_PROTECTION);
  1452. flash_write_cmd (info, 0, 0, FLASH_CMD_READ_ID);
  1453. memcpy (dst, src + offset, len);
  1454. flash_write_cmd (info, 0, 0, info->cmd_reset);
  1455. udelay(1);
  1456. flash_unmap(info, 0, FLASH_OFFSET_USER_PROTECTION, src);
  1457. }
  1458. /*
  1459. * flash_read_factory_serial - read the device Id from the protection area
  1460. */
  1461. void flash_read_factory_serial (flash_info_t * info, void *buffer, int offset,
  1462. int len)
  1463. {
  1464. uchar *src;
  1465. src = flash_map (info, 0, FLASH_OFFSET_INTEL_PROTECTION);
  1466. flash_write_cmd (info, 0, 0, FLASH_CMD_READ_ID);
  1467. memcpy (buffer, src + offset, len);
  1468. flash_write_cmd (info, 0, 0, info->cmd_reset);
  1469. udelay(1);
  1470. flash_unmap(info, 0, FLASH_OFFSET_INTEL_PROTECTION, src);
  1471. }
  1472. #endif /* CONFIG_SYS_FLASH_PROTECTION */
  1473. /*-----------------------------------------------------------------------
  1474. * Reverse the order of the erase regions in the CFI QRY structure.
  1475. * This is needed for chips that are either a) correctly detected as
  1476. * top-boot, or b) buggy.
  1477. */
  1478. static void cfi_reverse_geometry(struct cfi_qry *qry)
  1479. {
  1480. unsigned int i, j;
  1481. u32 tmp;
  1482. for (i = 0, j = qry->num_erase_regions - 1; i < j; i++, j--) {
  1483. tmp = qry->erase_region_info[i];
  1484. qry->erase_region_info[i] = qry->erase_region_info[j];
  1485. qry->erase_region_info[j] = tmp;
  1486. }
  1487. }
  1488. /*-----------------------------------------------------------------------
  1489. * read jedec ids from device and set corresponding fields in info struct
  1490. *
  1491. * Note: assume cfi->vendor, cfi->portwidth and cfi->chipwidth are correct
  1492. *
  1493. */
  1494. static void cmdset_intel_read_jedec_ids(flash_info_t *info)
  1495. {
  1496. flash_write_cmd(info, 0, 0, FLASH_CMD_RESET);
  1497. udelay(1);
  1498. flash_write_cmd(info, 0, 0, FLASH_CMD_READ_ID);
  1499. udelay(1000); /* some flash are slow to respond */
  1500. info->manufacturer_id = flash_read_uchar (info,
  1501. FLASH_OFFSET_MANUFACTURER_ID);
  1502. info->device_id = (info->chipwidth == FLASH_CFI_16BIT) ?
  1503. flash_read_word (info, FLASH_OFFSET_DEVICE_ID) :
  1504. flash_read_uchar (info, FLASH_OFFSET_DEVICE_ID);
  1505. flash_write_cmd(info, 0, 0, FLASH_CMD_RESET);
  1506. }
  1507. static int cmdset_intel_init(flash_info_t *info, struct cfi_qry *qry)
  1508. {
  1509. info->cmd_reset = FLASH_CMD_RESET;
  1510. cmdset_intel_read_jedec_ids(info);
  1511. flash_write_cmd(info, 0, info->cfi_offset, FLASH_CMD_CFI);
  1512. #ifdef CONFIG_SYS_FLASH_PROTECTION
  1513. /* read legacy lock/unlock bit from intel flash */
  1514. if (info->ext_addr) {
  1515. info->legacy_unlock = flash_read_uchar (info,
  1516. info->ext_addr + 5) & 0x08;
  1517. }
  1518. #endif
  1519. return 0;
  1520. }
  1521. static void cmdset_amd_read_jedec_ids(flash_info_t *info)
  1522. {
  1523. ushort bankId = 0;
  1524. uchar manuId;
  1525. flash_write_cmd(info, 0, 0, AMD_CMD_RESET);
  1526. flash_unlock_seq(info, 0);
  1527. flash_write_cmd(info, 0, info->addr_unlock1, FLASH_CMD_READ_ID);
  1528. udelay(1000); /* some flash are slow to respond */
  1529. manuId = flash_read_uchar (info, FLASH_OFFSET_MANUFACTURER_ID);
  1530. /* JEDEC JEP106Z specifies ID codes up to bank 7 */
  1531. while (manuId == FLASH_CONTINUATION_CODE && bankId < 0x800) {
  1532. bankId += 0x100;
  1533. manuId = flash_read_uchar (info,
  1534. bankId | FLASH_OFFSET_MANUFACTURER_ID);
  1535. }
  1536. info->manufacturer_id = manuId;
  1537. switch (info->chipwidth){
  1538. case FLASH_CFI_8BIT:
  1539. info->device_id = flash_read_uchar (info,
  1540. FLASH_OFFSET_DEVICE_ID);
  1541. if (info->device_id == 0x7E) {
  1542. /* AMD 3-byte (expanded) device ids */
  1543. info->device_id2 = flash_read_uchar (info,
  1544. FLASH_OFFSET_DEVICE_ID2);
  1545. info->device_id2 <<= 8;
  1546. info->device_id2 |= flash_read_uchar (info,
  1547. FLASH_OFFSET_DEVICE_ID3);
  1548. }
  1549. break;
  1550. case FLASH_CFI_16BIT:
  1551. info->device_id = flash_read_word (info,
  1552. FLASH_OFFSET_DEVICE_ID);
  1553. if ((info->device_id & 0xff) == 0x7E) {
  1554. /* AMD 3-byte (expanded) device ids */
  1555. info->device_id2 = flash_read_uchar (info,
  1556. FLASH_OFFSET_DEVICE_ID2);
  1557. info->device_id2 <<= 8;
  1558. info->device_id2 |= flash_read_uchar (info,
  1559. FLASH_OFFSET_DEVICE_ID3);
  1560. }
  1561. break;
  1562. default:
  1563. break;
  1564. }
  1565. flash_write_cmd(info, 0, 0, AMD_CMD_RESET);
  1566. udelay(1);
  1567. }
  1568. static int cmdset_amd_init(flash_info_t *info, struct cfi_qry *qry)
  1569. {
  1570. info->cmd_reset = AMD_CMD_RESET;
  1571. cmdset_amd_read_jedec_ids(info);
  1572. flash_write_cmd(info, 0, info->cfi_offset, FLASH_CMD_CFI);
  1573. #ifdef CONFIG_SYS_FLASH_PROTECTION
  1574. if (info->ext_addr && info->manufacturer_id == (uchar)AMD_MANUFACT) {
  1575. ushort spus;
  1576. /* read sector protect/unprotect scheme */
  1577. spus = flash_read_uchar(info, info->ext_addr + 9);
  1578. if (spus == 0x8)
  1579. info->legacy_unlock = 1;
  1580. }
  1581. #endif
  1582. return 0;
  1583. }
  1584. #ifdef CONFIG_FLASH_CFI_LEGACY
  1585. static void flash_read_jedec_ids (flash_info_t * info)
  1586. {
  1587. info->manufacturer_id = 0;
  1588. info->device_id = 0;
  1589. info->device_id2 = 0;
  1590. switch (info->vendor) {
  1591. case CFI_CMDSET_INTEL_PROG_REGIONS:
  1592. case CFI_CMDSET_INTEL_STANDARD:
  1593. case CFI_CMDSET_INTEL_EXTENDED:
  1594. cmdset_intel_read_jedec_ids(info);
  1595. break;
  1596. case CFI_CMDSET_AMD_STANDARD:
  1597. case CFI_CMDSET_AMD_EXTENDED:
  1598. cmdset_amd_read_jedec_ids(info);
  1599. break;
  1600. default:
  1601. break;
  1602. }
  1603. }
  1604. /*-----------------------------------------------------------------------
  1605. * Call board code to request info about non-CFI flash.
  1606. * board_flash_get_legacy needs to fill in at least:
  1607. * info->portwidth, info->chipwidth and info->interface for Jedec probing.
  1608. */
  1609. static int flash_detect_legacy(phys_addr_t base, int banknum)
  1610. {
  1611. flash_info_t *info = &flash_info[banknum];
  1612. if (board_flash_get_legacy(base, banknum, info)) {
  1613. /* board code may have filled info completely. If not, we
  1614. use JEDEC ID probing. */
  1615. if (!info->vendor) {
  1616. int modes[] = {
  1617. CFI_CMDSET_AMD_STANDARD,
  1618. CFI_CMDSET_INTEL_STANDARD
  1619. };
  1620. int i;
  1621. for (i = 0; i < sizeof(modes) / sizeof(modes[0]); i++) {
  1622. info->vendor = modes[i];
  1623. info->start[0] =
  1624. (ulong)map_physmem(base,
  1625. info->portwidth,
  1626. MAP_NOCACHE);
  1627. if (info->portwidth == FLASH_CFI_8BIT
  1628. && info->interface == FLASH_CFI_X8X16) {
  1629. info->addr_unlock1 = 0x2AAA;
  1630. info->addr_unlock2 = 0x5555;
  1631. } else {
  1632. info->addr_unlock1 = 0x5555;
  1633. info->addr_unlock2 = 0x2AAA;
  1634. }
  1635. flash_read_jedec_ids(info);
  1636. debug("JEDEC PROBE: ID %x %x %x\n",
  1637. info->manufacturer_id,
  1638. info->device_id,
  1639. info->device_id2);
  1640. if (jedec_flash_match(info, info->start[0]))
  1641. break;
  1642. else
  1643. unmap_physmem((void *)info->start[0],
  1644. MAP_NOCACHE);
  1645. }
  1646. }
  1647. switch(info->vendor) {
  1648. case CFI_CMDSET_INTEL_PROG_REGIONS:
  1649. case CFI_CMDSET_INTEL_STANDARD:
  1650. case CFI_CMDSET_INTEL_EXTENDED:
  1651. info->cmd_reset = FLASH_CMD_RESET;
  1652. break;
  1653. case CFI_CMDSET_AMD_STANDARD:
  1654. case CFI_CMDSET_AMD_EXTENDED:
  1655. case CFI_CMDSET_AMD_LEGACY:
  1656. info->cmd_reset = AMD_CMD_RESET;
  1657. break;
  1658. }
  1659. info->flash_id = FLASH_MAN_CFI;
  1660. return 1;
  1661. }
  1662. return 0; /* use CFI */
  1663. }
  1664. #else
  1665. static inline int flash_detect_legacy(phys_addr_t base, int banknum)
  1666. {
  1667. return 0; /* use CFI */
  1668. }
  1669. #endif
  1670. /*-----------------------------------------------------------------------
  1671. * detect if flash is compatible with the Common Flash Interface (CFI)
  1672. * http://www.jedec.org/download/search/jesd68.pdf
  1673. */
  1674. static void flash_read_cfi (flash_info_t *info, void *buf,
  1675. unsigned int start, size_t len)
  1676. {
  1677. u8 *p = buf;
  1678. unsigned int i;
  1679. for (i = 0; i < len; i++)
  1680. p[i] = flash_read_uchar(info, start + i);
  1681. }
  1682. void __flash_cmd_reset(flash_info_t *info)
  1683. {
  1684. /*
  1685. * We do not yet know what kind of commandset to use, so we issue
  1686. * the reset command in both Intel and AMD variants, in the hope
  1687. * that AMD flash roms ignore the Intel command.
  1688. */
  1689. flash_write_cmd(info, 0, 0, AMD_CMD_RESET);
  1690. udelay(1);
  1691. flash_write_cmd(info, 0, 0, FLASH_CMD_RESET);
  1692. }
  1693. void flash_cmd_reset(flash_info_t *info)
  1694. __attribute__((weak,alias("__flash_cmd_reset")));
  1695. static int __flash_detect_cfi (flash_info_t * info, struct cfi_qry *qry)
  1696. {
  1697. int cfi_offset;
  1698. /* Issue FLASH reset command */
  1699. flash_cmd_reset(info);
  1700. for (cfi_offset=0;
  1701. cfi_offset < sizeof(flash_offset_cfi) / sizeof(uint);
  1702. cfi_offset++) {
  1703. flash_write_cmd (info, 0, flash_offset_cfi[cfi_offset],
  1704. FLASH_CMD_CFI);
  1705. if (flash_isequal (info, 0, FLASH_OFFSET_CFI_RESP, 'Q')
  1706. && flash_isequal (info, 0, FLASH_OFFSET_CFI_RESP + 1, 'R')
  1707. && flash_isequal (info, 0, FLASH_OFFSET_CFI_RESP + 2, 'Y')) {
  1708. flash_read_cfi(info, qry, FLASH_OFFSET_CFI_RESP,
  1709. sizeof(struct cfi_qry));
  1710. info->interface = le16_to_cpu(qry->interface_desc);
  1711. info->cfi_offset = flash_offset_cfi[cfi_offset];
  1712. debug ("device interface is %d\n",
  1713. info->interface);
  1714. debug ("found port %d chip %d ",
  1715. info->portwidth, info->chipwidth);
  1716. debug ("port %d bits chip %d bits\n",
  1717. info->portwidth << CFI_FLASH_SHIFT_WIDTH,
  1718. info->chipwidth << CFI_FLASH_SHIFT_WIDTH);
  1719. /* calculate command offsets as in the Linux driver */
  1720. info->addr_unlock1 = 0x555;
  1721. info->addr_unlock2 = 0x2aa;
  1722. /*
  1723. * modify the unlock address if we are
  1724. * in compatibility mode
  1725. */
  1726. if ( /* x8/x16 in x8 mode */
  1727. ((info->chipwidth == FLASH_CFI_BY8) &&
  1728. (info->interface == FLASH_CFI_X8X16)) ||
  1729. /* x16/x32 in x16 mode */
  1730. ((info->chipwidth == FLASH_CFI_BY16) &&
  1731. (info->interface == FLASH_CFI_X16X32)))
  1732. {
  1733. info->addr_unlock1 = 0xaaa;
  1734. info->addr_unlock2 = 0x555;
  1735. }
  1736. info->name = "CFI conformant";
  1737. return 1;
  1738. }
  1739. }
  1740. return 0;
  1741. }
  1742. static int flash_detect_cfi (flash_info_t * info, struct cfi_qry *qry)
  1743. {
  1744. debug ("flash detect cfi\n");
  1745. for (info->portwidth = CONFIG_SYS_FLASH_CFI_WIDTH;
  1746. info->portwidth <= FLASH_CFI_64BIT; info->portwidth <<= 1) {
  1747. for (info->chipwidth = FLASH_CFI_BY8;
  1748. info->chipwidth <= info->portwidth;
  1749. info->chipwidth <<= 1)
  1750. if (__flash_detect_cfi(info, qry))
  1751. return 1;
  1752. }
  1753. debug ("not found\n");
  1754. return 0;
  1755. }
  1756. /*
  1757. * Manufacturer-specific quirks. Add workarounds for geometry
  1758. * reversal, etc. here.
  1759. */
  1760. static void flash_fixup_amd(flash_info_t *info, struct cfi_qry *qry)
  1761. {
  1762. /* check if flash geometry needs reversal */
  1763. if (qry->num_erase_regions > 1) {
  1764. /* reverse geometry if top boot part */
  1765. if (info->cfi_version < 0x3131) {
  1766. /* CFI < 1.1, try to guess from device id */
  1767. if ((info->device_id & 0x80) != 0)
  1768. cfi_reverse_geometry(qry);
  1769. } else if (flash_read_uchar(info, info->ext_addr + 0xf) == 3) {
  1770. /* CFI >= 1.1, deduct from top/bottom flag */
  1771. /* note: ext_addr is valid since cfi_version > 0 */
  1772. cfi_reverse_geometry(qry);
  1773. }
  1774. }
  1775. }
  1776. static void flash_fixup_atmel(flash_info_t *info, struct cfi_qry *qry)
  1777. {
  1778. int reverse_geometry = 0;
  1779. /* Check the "top boot" bit in the PRI */
  1780. if (info->ext_addr && !(flash_read_uchar(info, info->ext_addr + 6) & 1))
  1781. reverse_geometry = 1;
  1782. /* AT49BV6416(T) list the erase regions in the wrong order.
  1783. * However, the device ID is identical with the non-broken
  1784. * AT49BV642D they differ in the high byte.
  1785. */
  1786. if (info->device_id == 0xd6 || info->device_id == 0xd2)
  1787. reverse_geometry = !reverse_geometry;
  1788. if (reverse_geometry)
  1789. cfi_reverse_geometry(qry);
  1790. }
  1791. static void flash_fixup_stm(flash_info_t *info, struct cfi_qry *qry)
  1792. {
  1793. /* check if flash geometry needs reversal */
  1794. if (qry->num_erase_regions > 1) {
  1795. /* reverse geometry if top boot part */
  1796. if (info->cfi_version < 0x3131) {
  1797. /* CFI < 1.1, guess by device id */
  1798. if (info->device_id == 0x22CA || /* M29W320DT */
  1799. info->device_id == 0x2256 || /* M29W320ET */
  1800. info->device_id == 0x22D7) { /* M29W800DT */
  1801. cfi_reverse_geometry(qry);
  1802. }
  1803. } else if (flash_read_uchar(info, info->ext_addr + 0xf) == 3) {
  1804. /* CFI >= 1.1, deduct from top/bottom flag */
  1805. /* note: ext_addr is valid since cfi_version > 0 */
  1806. cfi_reverse_geometry(qry);
  1807. }
  1808. }
  1809. }
  1810. /*
  1811. * The following code cannot be run from FLASH!
  1812. *
  1813. */
  1814. ulong flash_get_size (phys_addr_t base, int banknum)
  1815. {
  1816. flash_info_t *info = &flash_info[banknum];
  1817. int i, j;
  1818. flash_sect_t sect_cnt;
  1819. phys_addr_t sector;
  1820. unsigned long tmp;
  1821. int size_ratio;
  1822. uchar num_erase_regions;
  1823. int erase_region_size;
  1824. int erase_region_count;
  1825. struct cfi_qry qry;
  1826. unsigned long max_size;
  1827. memset(&qry, 0, sizeof(qry));
  1828. info->ext_addr = 0;
  1829. info->cfi_version = 0;
  1830. #ifdef CONFIG_SYS_FLASH_PROTECTION
  1831. info->legacy_unlock = 0;
  1832. #endif
  1833. info->start[0] = (ulong)map_physmem(base, info->portwidth, MAP_NOCACHE);
  1834. if (flash_detect_cfi (info, &qry)) {
  1835. info->vendor = le16_to_cpu(qry.p_id);
  1836. info->ext_addr = le16_to_cpu(qry.p_adr);
  1837. num_erase_regions = qry.num_erase_regions;
  1838. if (info->ext_addr) {
  1839. info->cfi_version = (ushort) flash_read_uchar (info,
  1840. info->ext_addr + 3) << 8;
  1841. info->cfi_version |= (ushort) flash_read_uchar (info,
  1842. info->ext_addr + 4);
  1843. }
  1844. #ifdef DEBUG
  1845. flash_printqry (&qry);
  1846. #endif
  1847. switch (info->vendor) {
  1848. case CFI_CMDSET_INTEL_PROG_REGIONS:
  1849. case CFI_CMDSET_INTEL_STANDARD:
  1850. case CFI_CMDSET_INTEL_EXTENDED:
  1851. cmdset_intel_init(info, &qry);
  1852. break;
  1853. case CFI_CMDSET_AMD_STANDARD:
  1854. case CFI_CMDSET_AMD_EXTENDED:
  1855. cmdset_amd_init(info, &qry);
  1856. break;
  1857. default:
  1858. printf("CFI: Unknown command set 0x%x\n",
  1859. info->vendor);
  1860. /*
  1861. * Unfortunately, this means we don't know how
  1862. * to get the chip back to Read mode. Might
  1863. * as well try an Intel-style reset...
  1864. */
  1865. flash_write_cmd(info, 0, 0, FLASH_CMD_RESET);
  1866. return 0;
  1867. }
  1868. /* Do manufacturer-specific fixups */
  1869. switch (info->manufacturer_id) {
  1870. case 0x0001: /* AMD */
  1871. case 0x0037: /* AMIC */
  1872. flash_fixup_amd(info, &qry);
  1873. break;
  1874. case 0x001f:
  1875. flash_fixup_atmel(info, &qry);
  1876. break;
  1877. case 0x0020:
  1878. flash_fixup_stm(info, &qry);
  1879. break;
  1880. }
  1881. debug ("manufacturer is %d\n", info->vendor);
  1882. debug ("manufacturer id is 0x%x\n", info->manufacturer_id);
  1883. debug ("device id is 0x%x\n", info->device_id);
  1884. debug ("device id2 is 0x%x\n", info->device_id2);
  1885. debug ("cfi version is 0x%04x\n", info->cfi_version);
  1886. size_ratio = info->portwidth / info->chipwidth;
  1887. /* if the chip is x8/x16 reduce the ratio by half */
  1888. if ((info->interface == FLASH_CFI_X8X16)
  1889. && (info->chipwidth == FLASH_CFI_BY8)) {
  1890. size_ratio >>= 1;
  1891. }
  1892. debug ("size_ratio %d port %d bits chip %d bits\n",
  1893. size_ratio, info->portwidth << CFI_FLASH_SHIFT_WIDTH,
  1894. info->chipwidth << CFI_FLASH_SHIFT_WIDTH);
  1895. info->size = 1 << qry.dev_size;
  1896. /* multiply the size by the number of chips */
  1897. info->size *= size_ratio;
  1898. max_size = cfi_flash_bank_size(banknum);
  1899. if (max_size && (info->size > max_size)) {
  1900. debug("[truncated from %ldMiB]", info->size >> 20);
  1901. info->size = max_size;
  1902. }
  1903. debug ("found %d erase regions\n", num_erase_regions);
  1904. sect_cnt = 0;
  1905. sector = base;
  1906. for (i = 0; i < num_erase_regions; i++) {
  1907. if (i > NUM_ERASE_REGIONS) {
  1908. printf ("%d erase regions found, only %d used\n",
  1909. num_erase_regions, NUM_ERASE_REGIONS);
  1910. break;
  1911. }
  1912. tmp = le32_to_cpu(qry.erase_region_info[i]);
  1913. debug("erase region %u: 0x%08lx\n", i, tmp);
  1914. erase_region_count = (tmp & 0xffff) + 1;
  1915. tmp >>= 16;
  1916. erase_region_size =
  1917. (tmp & 0xffff) ? ((tmp & 0xffff) * 256) : 128;
  1918. debug ("erase_region_count = %d erase_region_size = %d\n",
  1919. erase_region_count, erase_region_size);
  1920. for (j = 0; j < erase_region_count; j++) {
  1921. if (sector - base >= info->size)
  1922. break;
  1923. if (sect_cnt >= CONFIG_SYS_MAX_FLASH_SECT) {
  1924. printf("ERROR: too many flash sectors\n");
  1925. break;
  1926. }
  1927. info->start[sect_cnt] =
  1928. (ulong)map_physmem(sector,
  1929. info->portwidth,
  1930. MAP_NOCACHE);
  1931. sector += (erase_region_size * size_ratio);
  1932. /*
  1933. * Only read protection status from
  1934. * supported devices (intel...)
  1935. */
  1936. switch (info->vendor) {
  1937. case CFI_CMDSET_INTEL_PROG_REGIONS:
  1938. case CFI_CMDSET_INTEL_EXTENDED:
  1939. case CFI_CMDSET_INTEL_STANDARD:
  1940. /*
  1941. * Set flash to read-id mode. Otherwise
  1942. * reading protected status is not
  1943. * guaranteed.
  1944. */
  1945. flash_write_cmd(info, sect_cnt, 0,
  1946. FLASH_CMD_READ_ID);
  1947. info->protect[sect_cnt] =
  1948. flash_isset (info, sect_cnt,
  1949. FLASH_OFFSET_PROTECT,
  1950. FLASH_STATUS_PROTECT);
  1951. break;
  1952. default:
  1953. /* default: not protected */
  1954. info->protect[sect_cnt] = 0;
  1955. }
  1956. sect_cnt++;
  1957. }
  1958. }
  1959. info->sector_count = sect_cnt;
  1960. info->buffer_size = 1 << le16_to_cpu(qry.max_buf_write_size);
  1961. tmp = 1 << qry.block_erase_timeout_typ;
  1962. info->erase_blk_tout = tmp *
  1963. (1 << qry.block_erase_timeout_max);
  1964. tmp = (1 << qry.buf_write_timeout_typ) *
  1965. (1 << qry.buf_write_timeout_max);
  1966. /* round up when converting to ms */
  1967. info->buffer_write_tout = (tmp + 999) / 1000;
  1968. tmp = (1 << qry.word_write_timeout_typ) *
  1969. (1 << qry.word_write_timeout_max);
  1970. /* round up when converting to ms */
  1971. info->write_tout = (tmp + 999) / 1000;
  1972. info->flash_id = FLASH_MAN_CFI;
  1973. if ((info->interface == FLASH_CFI_X8X16) &&
  1974. (info->chipwidth == FLASH_CFI_BY8)) {
  1975. /* XXX - Need to test on x8/x16 in parallel. */
  1976. info->portwidth >>= 1;
  1977. }
  1978. flash_write_cmd (info, 0, 0, info->cmd_reset);
  1979. }
  1980. return (info->size);
  1981. }
  1982. #ifdef CONFIG_FLASH_CFI_MTD
  1983. void flash_set_verbose(uint v)
  1984. {
  1985. flash_verbose = v;
  1986. }
  1987. #endif
  1988. static void cfi_flash_set_config_reg(u32 base, u16 val)
  1989. {
  1990. #ifdef CONFIG_SYS_CFI_FLASH_CONFIG_REGS
  1991. /*
  1992. * Only set this config register if really defined
  1993. * to a valid value (0xffff is invalid)
  1994. */
  1995. if (val == 0xffff)
  1996. return;
  1997. /*
  1998. * Set configuration register. Data is "encrypted" in the 16 lower
  1999. * address bits.
  2000. */
  2001. flash_write16(FLASH_CMD_SETUP, (void *)(base + (val << 1)));
  2002. flash_write16(FLASH_CMD_SET_CR_CONFIRM, (void *)(base + (val << 1)));
  2003. /*
  2004. * Finally issue reset-command to bring device back to
  2005. * read-array mode
  2006. */
  2007. flash_write16(FLASH_CMD_RESET, (void *)base);
  2008. #endif
  2009. }
  2010. /*-----------------------------------------------------------------------
  2011. */
  2012. void flash_protect_default(void)
  2013. {
  2014. #if defined(CONFIG_SYS_FLASH_AUTOPROTECT_LIST)
  2015. int i;
  2016. struct apl_s {
  2017. ulong start;
  2018. ulong size;
  2019. } apl[] = CONFIG_SYS_FLASH_AUTOPROTECT_LIST;
  2020. #endif
  2021. /* Monitor protection ON by default */
  2022. #if (CONFIG_SYS_MONITOR_BASE >= CONFIG_SYS_FLASH_BASE) && \
  2023. (!defined(CONFIG_MONITOR_IS_IN_RAM))
  2024. flash_protect(FLAG_PROTECT_SET,
  2025. CONFIG_SYS_MONITOR_BASE,
  2026. CONFIG_SYS_MONITOR_BASE + monitor_flash_len - 1,
  2027. flash_get_info(CONFIG_SYS_MONITOR_BASE));
  2028. #endif
  2029. /* Environment protection ON by default */
  2030. #ifdef CONFIG_ENV_IS_IN_FLASH
  2031. flash_protect(FLAG_PROTECT_SET,
  2032. CONFIG_ENV_ADDR,
  2033. CONFIG_ENV_ADDR + CONFIG_ENV_SECT_SIZE - 1,
  2034. flash_get_info(CONFIG_ENV_ADDR));
  2035. #endif
  2036. /* Redundant environment protection ON by default */
  2037. #ifdef CONFIG_ENV_ADDR_REDUND
  2038. flash_protect(FLAG_PROTECT_SET,
  2039. CONFIG_ENV_ADDR_REDUND,
  2040. CONFIG_ENV_ADDR_REDUND + CONFIG_ENV_SECT_SIZE - 1,
  2041. flash_get_info(CONFIG_ENV_ADDR_REDUND));
  2042. #endif
  2043. #if defined(CONFIG_SYS_FLASH_AUTOPROTECT_LIST)
  2044. for (i = 0; i < (sizeof(apl) / sizeof(struct apl_s)); i++) {
  2045. debug("autoprotecting from %08lx to %08lx\n",
  2046. apl[i].start, apl[i].start + apl[i].size - 1);
  2047. flash_protect(FLAG_PROTECT_SET,
  2048. apl[i].start,
  2049. apl[i].start + apl[i].size - 1,
  2050. flash_get_info(apl[i].start));
  2051. }
  2052. #endif
  2053. }
  2054. unsigned long flash_init (void)
  2055. {
  2056. unsigned long size = 0;
  2057. int i;
  2058. #ifdef CONFIG_SYS_FLASH_PROTECTION
  2059. /* read environment from EEPROM */
  2060. char s[64];
  2061. getenv_f("unlock", s, sizeof(s));
  2062. #endif
  2063. /* Init: no FLASHes known */
  2064. for (i = 0; i < CONFIG_SYS_MAX_FLASH_BANKS; ++i) {
  2065. flash_info[i].flash_id = FLASH_UNKNOWN;
  2066. /* Optionally write flash configuration register */
  2067. cfi_flash_set_config_reg(cfi_flash_bank_addr(i),
  2068. cfi_flash_config_reg(i));
  2069. if (!flash_detect_legacy(cfi_flash_bank_addr(i), i))
  2070. flash_get_size(cfi_flash_bank_addr(i), i);
  2071. size += flash_info[i].size;
  2072. if (flash_info[i].flash_id == FLASH_UNKNOWN) {
  2073. #ifndef CONFIG_SYS_FLASH_QUIET_TEST
  2074. printf ("## Unknown flash on Bank %d "
  2075. "- Size = 0x%08lx = %ld MB\n",
  2076. i+1, flash_info[i].size,
  2077. flash_info[i].size >> 20);
  2078. #endif /* CONFIG_SYS_FLASH_QUIET_TEST */
  2079. }
  2080. #ifdef CONFIG_SYS_FLASH_PROTECTION
  2081. else if ((s != NULL) && (strcmp(s, "yes") == 0)) {
  2082. /*
  2083. * Only the U-Boot image and it's environment
  2084. * is protected, all other sectors are
  2085. * unprotected (unlocked) if flash hardware
  2086. * protection is used (CONFIG_SYS_FLASH_PROTECTION)
  2087. * and the environment variable "unlock" is
  2088. * set to "yes".
  2089. */
  2090. if (flash_info[i].legacy_unlock) {
  2091. int k;
  2092. /*
  2093. * Disable legacy_unlock temporarily,
  2094. * since flash_real_protect would
  2095. * relock all other sectors again
  2096. * otherwise.
  2097. */
  2098. flash_info[i].legacy_unlock = 0;
  2099. /*
  2100. * Legacy unlocking (e.g. Intel J3) ->
  2101. * unlock only one sector. This will
  2102. * unlock all sectors.
  2103. */
  2104. flash_real_protect (&flash_info[i], 0, 0);
  2105. flash_info[i].legacy_unlock = 1;
  2106. /*
  2107. * Manually mark other sectors as
  2108. * unlocked (unprotected)
  2109. */
  2110. for (k = 1; k < flash_info[i].sector_count; k++)
  2111. flash_info[i].protect[k] = 0;
  2112. } else {
  2113. /*
  2114. * No legancy unlocking -> unlock all sectors
  2115. */
  2116. flash_protect (FLAG_PROTECT_CLEAR,
  2117. flash_info[i].start[0],
  2118. flash_info[i].start[0]
  2119. + flash_info[i].size - 1,
  2120. &flash_info[i]);
  2121. }
  2122. }
  2123. #endif /* CONFIG_SYS_FLASH_PROTECTION */
  2124. }
  2125. flash_protect_default();
  2126. #ifdef CONFIG_FLASH_CFI_MTD
  2127. cfi_mtd_init();
  2128. #endif
  2129. return (size);
  2130. }