cm-bf537e.h 2.9 KB

123456789101112131415161718192021222324252627282930313233343536373839404142434445464748495051525354555657585960616263646566676869707172737475767778798081828384858687888990919293949596979899100101102103104105106107108109110111112113114115116117118119120121122
  1. /*
  2. * U-boot - Configuration file for CM-BF537E board
  3. */
  4. #ifndef __CONFIG_CM_BF537E_H__
  5. #define __CONFIG_CM_BF537E_H__
  6. #include <asm/config-pre.h>
  7. /*
  8. * Processor Settings
  9. */
  10. #define CONFIG_BFIN_CPU bf537-0.2
  11. #define CONFIG_BFIN_BOOT_MODE BFIN_BOOT_BYPASS
  12. /*
  13. * Clock Settings
  14. * CCLK = (CLKIN * VCO_MULT) / CCLK_DIV
  15. * SCLK = (CLKIN * VCO_MULT) / SCLK_DIV
  16. */
  17. /* CONFIG_CLKIN_HZ is any value in Hz */
  18. #define CONFIG_CLKIN_HZ 25000000
  19. /* CLKIN_HALF controls the DF bit in PLL_CTL 0 = CLKIN */
  20. /* 1 = CLKIN / 2 */
  21. #define CONFIG_CLKIN_HALF 0
  22. /* PLL_BYPASS controls the BYPASS bit in PLL_CTL 0 = do not bypass */
  23. /* 1 = bypass PLL */
  24. #define CONFIG_PLL_BYPASS 0
  25. /* VCO_MULT controls the MSEL (multiplier) bits in PLL_CTL */
  26. /* Values can range from 0-63 (where 0 means 64) */
  27. #define CONFIG_VCO_MULT 21
  28. /* CCLK_DIV controls the core clock divider */
  29. /* Values can be 1, 2, 4, or 8 ONLY */
  30. #define CONFIG_CCLK_DIV 1
  31. /* SCLK_DIV controls the system clock divider */
  32. /* Values can range from 1-15 */
  33. #define CONFIG_SCLK_DIV 4
  34. /*
  35. * Memory Settings
  36. */
  37. #define CONFIG_MEM_ADD_WDTH 9
  38. #define CONFIG_MEM_SIZE 32
  39. #define CONFIG_EBIU_SDRRC_VAL 0x3f8
  40. #define CONFIG_EBIU_SDGCTL_VAL 0x9111cd
  41. #define CONFIG_EBIU_AMGCTL_VAL (AMBEN_ALL)
  42. #define CONFIG_EBIU_AMBCTL0_VAL (B1WAT_7 | B1RAT_11 | B1HT_2 | B1ST_3 | B0WAT_7 | B0RAT_11 | B0HT_2 | B0ST_3)
  43. #define CONFIG_EBIU_AMBCTL1_VAL (B3WAT_7 | B3RAT_11 | B3HT_2 | B3ST_3 | B2WAT_7 | B2RAT_11 | B2HT_2 | B2ST_3)
  44. #define CONFIG_SYS_MONITOR_LEN (256 * 1024)
  45. #define CONFIG_SYS_MALLOC_LEN (128 * 1024)
  46. /*
  47. * Network Settings
  48. */
  49. #ifndef __ADSPBF534__
  50. #define ADI_CMDS_NETWORK 1
  51. #define CONFIG_BFIN_MAC
  52. #define CONFIG_NETCONSOLE 1
  53. #define CONFIG_NET_MULTI 1
  54. #endif
  55. #define CONFIG_HOSTNAME cm-bf537e
  56. /* Uncomment next line to use fixed MAC address */
  57. /* #define CONFIG_ETHADDR 02:80:ad:20:31:e8 */
  58. /*
  59. * Flash Settings
  60. */
  61. #define CONFIG_FLASH_CFI_DRIVER
  62. #define CONFIG_CFI_FLASH_USE_WEAK_ACCESSORS
  63. #define CONFIG_SYS_FLASH_BASE 0x20000000
  64. #define CONFIG_SYS_FLASH_CFI
  65. #define CONFIG_SYS_FLASH_PROTECTION
  66. #define CONFIG_SYS_MAX_FLASH_BANKS 1
  67. #define CONFIG_SYS_MAX_FLASH_SECT 32
  68. /*
  69. * Env Storage Settings
  70. */
  71. #define CONFIG_ENV_IS_IN_FLASH 1
  72. #define CONFIG_ENV_OFFSET 0x4000
  73. #define CONFIG_ENV_SIZE 0x2000
  74. #define CONFIG_ENV_SECT_SIZE 0x20000
  75. #if (CONFIG_BFIN_BOOT_MODE == BFIN_BOOT_BYPASS)
  76. #define ENV_IS_EMBEDDED
  77. #else
  78. #define ENV_IS_EMBEDDED_CUSTOM
  79. #endif
  80. /*
  81. * I2C Settings
  82. */
  83. #define CONFIG_BFIN_TWI_I2C 1
  84. #define CONFIG_HARD_I2C 1
  85. #define CONFIG_SYS_I2C_SPEED 50000
  86. #define CONFIG_SYS_I2C_SLAVE 0
  87. /*
  88. * Misc Settings
  89. */
  90. #define CONFIG_BAUDRATE 115200
  91. #define CONFIG_MISC_INIT_R
  92. #define CONFIG_RTC_BFIN
  93. #define CONFIG_UART_CONSOLE 0
  94. /*
  95. * Pull in common ADI header for remaining command/environment setup
  96. */
  97. #include <configs/bfin_adi_common.h>
  98. #endif