speed.c 3.0 KB

123456789101112131415161718192021222324252627282930313233343536373839404142434445464748495051525354555657585960616263646566676869707172737475767778798081828384858687888990919293949596979899100101102103104105106107108109110111112113114115116117118119120121122123124
  1. /*
  2. *
  3. * Copyright (C) 2004-2007 Freescale Semiconductor, Inc.
  4. * TsiChung Liew (Tsi-Chung.Liew@freescale.com)
  5. *
  6. * See file CREDITS for list of people who contributed to this
  7. * project.
  8. *
  9. * This program is free software; you can redistribute it and/or
  10. * modify it under the terms of the GNU General Public License as
  11. * published by the Free Software Foundation; either version 2 of
  12. * the License, or (at your option) any later version.
  13. *
  14. * This program is distributed in the hope that it will be useful,
  15. * but WITHOUT ANY WARRANTY; without even the implied warranty of
  16. * MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the
  17. * GNU General Public License for more details.
  18. *
  19. * You should have received a copy of the GNU General Public License
  20. * along with this program; if not, write to the Free Software
  21. * Foundation, Inc., 59 Temple Place, Suite 330, Boston,
  22. * MA 02111-1307 USA
  23. */
  24. #include <common.h>
  25. #include <asm/processor.h>
  26. #include <asm/immap.h>
  27. DECLARE_GLOBAL_DATA_PTR;
  28. /*
  29. * Low Power Divider specifications
  30. */
  31. #define CLOCK_LPD_MIN (1 << 0) /* Divider (decoded) */
  32. #define CLOCK_LPD_MAX (1 << 15) /* Divider (decoded) */
  33. #define CLOCK_PLL_FVCO_MAX 540000000
  34. #define CLOCK_PLL_FVCO_MIN 300000000
  35. #define CLOCK_PLL_FSYS_MAX 266666666
  36. #define CLOCK_PLL_FSYS_MIN 100000000
  37. #define MHZ 1000000
  38. void clock_enter_limp(int lpdiv)
  39. {
  40. volatile ccm_t *ccm = (volatile ccm_t *)MMAP_CCM;
  41. int i, j;
  42. /* Check bounds of divider */
  43. if (lpdiv < CLOCK_LPD_MIN)
  44. lpdiv = CLOCK_LPD_MIN;
  45. if (lpdiv > CLOCK_LPD_MAX)
  46. lpdiv = CLOCK_LPD_MAX;
  47. /* Round divider down to nearest power of two */
  48. for (i = 0, j = lpdiv; j != 1; j >>= 1, i++) ;
  49. /* Apply the divider to the system clock */
  50. ccm->cdr = (ccm->cdr & 0xF0FF) | CCM_CDR_LPDIV(i);
  51. /* Enable Limp Mode */
  52. ccm->misccr |= CCM_MISCCR_LIMP;
  53. }
  54. /*
  55. * brief Exit Limp mode
  56. * warning The PLL should be set and locked prior to exiting Limp mode
  57. */
  58. void clock_exit_limp(void)
  59. {
  60. volatile ccm_t *ccm = (volatile ccm_t *)MMAP_CCM;
  61. volatile pll_t *pll = (volatile pll_t *)MMAP_PLL;
  62. /* Exit Limp mode */
  63. ccm->misccr &= ~CCM_MISCCR_LIMP;
  64. /* Wait for the PLL to lock */
  65. while (!(pll->psr & PLL_PSR_LOCK)) ;
  66. }
  67. /*
  68. * get_clocks() fills in gd->cpu_clock and gd->bus_clk
  69. */
  70. int get_clocks(void)
  71. {
  72. volatile ccm_t *ccm = (volatile ccm_t *)MMAP_CCM;
  73. volatile pll_t *pll = (volatile pll_t *)MMAP_PLL;
  74. int vco, temp, pcrvalue, pfdr;
  75. u8 bootmode;
  76. bootmode = (ccm->ccr & 0x000C) >> 2;
  77. pcrvalue = pll->pcr & 0xFF0F0FFF;
  78. pfdr = pcrvalue >> 24;
  79. if (pfdr != 0x1E) {
  80. /* serial mode */
  81. } else {
  82. /* Normal Mode */
  83. vco = pfdr * CFG_INPUT_CLKSRC;
  84. gd->vco_clk = vco;
  85. }
  86. if ((ccm->ccr & CCM_MISCCR_LIMP) == CCM_MISCCR_LIMP) {
  87. /* Limp mode */
  88. } else {
  89. gd->inp_clk = CFG_INPUT_CLKSRC; /* Input clock */
  90. temp = (pll->pcr & PLL_PCR_OUTDIV1_MASK) + 1;
  91. gd->cpu_clk = vco / temp; /* cpu clock */
  92. temp = ((pll->pcr & PLL_PCR_OUTDIV2_MASK) >> 4) + 1;
  93. gd->flb_clk = vco / temp; /* flexbus clock */
  94. gd->bus_clk = gd->flb_clk;
  95. }
  96. #ifdef CONFIG_FSL_I2C
  97. gd->i2c1_clk = gd->bus_clk;
  98. #endif
  99. return (0);
  100. }