cmc_pu2.h 6.0 KB

123456789101112131415161718192021222324252627282930313233343536373839404142434445464748495051525354555657585960616263646566676869707172737475767778798081828384858687888990919293949596979899100101102103104105106107108109110111112113114115116117118119120121122123124125126127128129130131132133134135136137138139140141142143144145146147148149150151152153154155156157158159160161162163164165166167168169170171172173174175176177178179180181182183184185186187188189190191192193194195196197198199200
  1. /*
  2. * Gary Jennejohn <garyj@denx.de>
  3. *
  4. * Configuration settings for the CMC PU2 board.
  5. *
  6. * See file CREDITS for list of people who contributed to this
  7. * project.
  8. *
  9. * This program is free software; you can redistribute it and/or
  10. * modify it under the terms of the GNU General Public License as
  11. * published by the Free Software Foundation; either version 2 of
  12. * the License, or (at your option) any later version.
  13. *
  14. * This program is distributed in the hope that it will be useful,
  15. * but WITHOUT ANY WARRANTY; without even the implied warranty of
  16. * MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the
  17. * GNU General Public License for more details.
  18. *
  19. * You should have received a copy of the GNU General Public License
  20. * along with this program; if not, write to the Free Software
  21. * Foundation, Inc., 59 Temple Place, Suite 330, Boston,
  22. * MA 02111-1307 USA
  23. */
  24. #ifndef __CONFIG_H
  25. #define __CONFIG_H
  26. /*
  27. * If we are developing, we might want to start armboot from ram
  28. * so we MUST NOT initialize critical regs like mem-timing ...
  29. */
  30. #define CONFIG_INIT_CRITICAL /* undef for developing */
  31. /* ARM asynchronous clock */
  32. #define AT91C_MAIN_CLOCK 207360000 /* from 18.432 MHz crystal (18432000 / 4 * 45) */
  33. #define AT91C_MASTER_CLOCK 69120000 /* peripheral clock (AT91C_MASTER_CLOCK / 3) */
  34. #define AT91_SLOW_CLOCK 32768 /* slow clock */
  35. #define CONFIG_AT91RM9200DK 1 /* on an AT91RM9200DK Board */
  36. #define CONFIG_CMC_PU2 1 /* on an CMC_PU2 Board */
  37. #undef CONFIG_USE_IRQ /* we don't need IRQ/FIQ stuff */
  38. #define CONFIG_CMDLINE_TAG 1 /* enable passing of ATAGs */
  39. #define CONFIG_SETUP_MEMORY_TAGS 1
  40. #define CONFIG_INITRD_TAG 1
  41. /* define this to include the functionality of boot.bin in u-boot */
  42. #define CONFIG_BOOTBINFUNC
  43. /* just to make sure */
  44. #ifndef CONFIG_BOOTBINFUNC
  45. #define CONFIG_BOOTBINFUNC
  46. #endif
  47. /*
  48. * Size of malloc() pool
  49. */
  50. #define CFG_MALLOC_LEN (CFG_ENV_SIZE + 128*1024)
  51. #define CFG_GBL_DATA_SIZE 128 /* size in bytes reserved for initial data */
  52. #define CONFIG_BAUDRATE 9600
  53. #define CFG_AT91C_BRGR_DIVISOR 450 /* hardcode so no __divsi3 : AT91C_MASTER_CLOCK /(baudrate * 16) */
  54. /*
  55. * Hardware drivers
  56. */
  57. /* define one of these to choose the DBGU, USART0 or USART1 as console */
  58. #undef CONFIG_DBGU
  59. #define CONFIG_USART0
  60. #undef CONFIG_USART1
  61. #undef CONFIG_HWFLOW /* don't include RTS/CTS flow control support */
  62. #undef CONFIG_MODEM_SUPPORT /* disable modem initialization stuff */
  63. #define CONFIG_HARD_I2C
  64. #ifdef CONFIG_HARD_I2C
  65. #define CFG_I2C_SPEED 0 /* not used */
  66. #define CFG_I2C_SLAVE 0 /* not used */
  67. #define CONFIG_RTC_RS5C372A /* RICOH I2C RTC */
  68. #define CFG_I2C_RTC_ADDR 0x32
  69. #define CFG_I2C_EEPROM_ADDR 0x50
  70. #define CFG_I2C_EEPROM_ADDR_LEN 1
  71. #define CFG_I2C_EEPROM_ADDR_OVERFLOW
  72. #endif
  73. /* still about 20 kB free with this defined */
  74. #define CFG_LONGHELP
  75. #define CONFIG_BOOTDELAY 3
  76. /* #define CONFIG_ENV_OVERWRITE 1 */
  77. #ifdef CONFIG_HARD_I2C
  78. #define CONFIG_COMMANDS \
  79. ((CONFIG_CMD_DFL | \
  80. CFG_CMD_I2C | \
  81. CFG_CMD_DATE | \
  82. CFG_CMD_EEPROM | \
  83. CFG_CMD_DHCP ) & \
  84. ~(CFG_CMD_BDI | \
  85. CFG_CMD_IMI | \
  86. CFG_CMD_AUTOSCRIPT | \
  87. CFG_CMD_FPGA | \
  88. CFG_CMD_MISC | \
  89. CFG_CMD_LOADS ))
  90. #else
  91. #define CONFIG_COMMANDS \
  92. ((CONFIG_CMD_DFL | \
  93. CFG_CMD_DHCP ) & \
  94. ~(CFG_CMD_BDI | \
  95. CFG_CMD_IMI | \
  96. CFG_CMD_AUTOSCRIPT | \
  97. CFG_CMD_FPGA | \
  98. CFG_CMD_MISC | \
  99. CFG_CMD_LOADS ))
  100. #endif
  101. /* still about 20 kB free with this defined */
  102. #define CFG_LONGHELP
  103. /* this must be included AFTER the definition of CONFIG_COMMANDS (if any) */
  104. #include <cmd_confdefs.h>
  105. #define AT91_SMART_MEDIA_ALE (1 << 22) /* our ALE is AD22 */
  106. #define AT91_SMART_MEDIA_CLE (1 << 21) /* our CLE is AD21 */
  107. #define CONFIG_NR_DRAM_BANKS 1
  108. #define PHYS_SDRAM 0x20000000
  109. #define PHYS_SDRAM_SIZE 0x1000000 /* 16 megs */
  110. #define CFG_MEMTEST_START PHYS_SDRAM
  111. #define CFG_MEMTEST_END CFG_MEMTEST_START + PHYS_SDRAM_SIZE - 262144
  112. #define CONFIG_DRIVER_ETHER
  113. #define CONFIG_NET_RETRY_COUNT 20
  114. #define CONFIG_AT91C_USE_RMII
  115. #define CONFIG_HAS_DATAFLASH 1
  116. #define CFG_SPI_WRITE_TOUT (5*CFG_HZ)
  117. #define CFG_MAX_DATAFLASH_BANKS 2
  118. #define CFG_MAX_DATAFLASH_PAGES 16384
  119. #define CFG_DATAFLASH_LOGIC_ADDR_CS0 0xC0000000 /* Logical adress for CS0 */
  120. #define CFG_DATAFLASH_LOGIC_ADDR_CS3 0xD0000000 /* Logical adress for CS3 */
  121. #define PHYS_FLASH_1 0x10000000
  122. #define PHYS_FLASH_SIZE 0x800000 /* 8 megs main flash */
  123. #define CFG_FLASH_BASE PHYS_FLASH_1
  124. #define CFG_MAX_FLASH_BANKS 1
  125. #define CFG_MAX_FLASH_SECT 256
  126. #define CFG_FLASH_ERASE_TOUT (2*CFG_HZ) /* Timeout for Flash Erase */
  127. #define CFG_FLASH_WRITE_TOUT (2*CFG_HZ) /* Timeout for Flash Write */
  128. #define CFG_ENV_IS_IN_FLASH 1
  129. #define CFG_ENV_ADDR (PHYS_FLASH_1 + 0x20000) /* after u-boot.bin */
  130. #define CFG_ENV_SIZE 0x10000 /* sectors are 64K here */
  131. #define CFG_LOAD_ADDR 0x21000000 /* default load address */
  132. #define CFG_BOOT_SIZE 0x00 /* 0 KBytes */
  133. #define CFG_U_BOOT_BASE PHYS_FLASH_1
  134. #define CFG_U_BOOT_SIZE 0x20000 /* 128 KBytes */
  135. #define CFG_BAUDRATE_TABLE {115200 , 19200, 38400, 57600, 9600 }
  136. #define CFG_PROMPT "cmc> " /* Monitor Command Prompt */
  137. #define CFG_CBSIZE 256 /* Console I/O Buffer Size */
  138. #define CFG_MAXARGS 16 /* max number of command args */
  139. #define CFG_PBSIZE (CFG_CBSIZE+sizeof(CFG_PROMPT)+16) /* Print Buffer Size */
  140. #ifndef __ASSEMBLY__
  141. /*-----------------------------------------------------------------------
  142. * Board specific extension for bd_info
  143. *
  144. * This structure is embedded in the global bd_info (bd_t) structure
  145. * and can be used by the board specific code (eg board/...)
  146. */
  147. struct bd_info_ext {
  148. /* helper variable for board environment handling
  149. *
  150. * env_crc_valid == 0 => uninitialised
  151. * env_crc_valid > 0 => environment crc in flash is valid
  152. * env_crc_valid < 0 => environment crc in flash is invalid
  153. */
  154. int env_crc_valid;
  155. };
  156. #endif
  157. #define CFG_HZ 1000
  158. #define CFG_HZ_CLOCK AT91C_MASTER_CLOCK/2 /* AT91C_TC0_CMR is implicitly set to */
  159. /* AT91C_TC_TIMER_DIV1_CLOCK */
  160. #define CONFIG_STACKSIZE (32*1024) /* regular stack */
  161. #ifdef CONFIG_USE_IRQ
  162. #error CONFIG_USE_IRQ not supported
  163. #endif
  164. #endif