mx6slevk.c 2.4 KB

123456789101112131415161718192021222324252627282930313233343536373839404142434445464748495051525354555657585960616263646566676869707172737475767778798081828384858687888990919293949596979899100101102
  1. /*
  2. * Copyright (C) 2013 Freescale Semiconductor, Inc.
  3. *
  4. * Author: Fabio Estevam <fabio.estevam@freescale.com>
  5. *
  6. * This program is free software; you can redistribute it and/or
  7. * modify it under the terms of the GNU General Public License as
  8. * published by the Free Software Foundation; either version 2 of
  9. * the License, or (at your option) any later version.
  10. */
  11. #include <asm/arch/clock.h>
  12. #include <asm/arch/iomux.h>
  13. #include <asm/arch/imx-regs.h>
  14. #include <asm/arch/mx6-pins.h>
  15. #include <asm/arch/sys_proto.h>
  16. #include <asm/gpio.h>
  17. #include <asm/imx-common/iomux-v3.h>
  18. #include <asm/io.h>
  19. #include <asm/sizes.h>
  20. #include <common.h>
  21. #include <fsl_esdhc.h>
  22. #include <mmc.h>
  23. DECLARE_GLOBAL_DATA_PTR;
  24. #define UART_PAD_CTRL (PAD_CTL_PUS_100K_UP | \
  25. PAD_CTL_SPEED_MED | PAD_CTL_DSE_40ohm | \
  26. PAD_CTL_SRE_FAST | PAD_CTL_HYS)
  27. #define USDHC_PAD_CTRL (PAD_CTL_PUS_22K_UP | \
  28. PAD_CTL_SPEED_LOW | PAD_CTL_DSE_80ohm | \
  29. PAD_CTL_SRE_FAST | PAD_CTL_HYS)
  30. int dram_init(void)
  31. {
  32. gd->ram_size = get_ram_size((void *)PHYS_SDRAM, PHYS_SDRAM_SIZE);
  33. return 0;
  34. }
  35. static iomux_v3_cfg_t const uart1_pads[] = {
  36. MX6_PAD_UART1_TXD__UART1_TXD | MUX_PAD_CTRL(UART_PAD_CTRL),
  37. MX6_PAD_UART1_RXD__UART1_RXD | MUX_PAD_CTRL(UART_PAD_CTRL),
  38. };
  39. static iomux_v3_cfg_t const usdhc2_pads[] = {
  40. MX6_PAD_SD2_CLK__USDHC2_CLK | MUX_PAD_CTRL(USDHC_PAD_CTRL),
  41. MX6_PAD_SD2_CMD__USDHC2_CMD | MUX_PAD_CTRL(USDHC_PAD_CTRL),
  42. MX6_PAD_SD2_DAT0__USDHC2_DAT0 | MUX_PAD_CTRL(USDHC_PAD_CTRL),
  43. MX6_PAD_SD2_DAT1__USDHC2_DAT1 | MUX_PAD_CTRL(USDHC_PAD_CTRL),
  44. MX6_PAD_SD2_DAT2__USDHC2_DAT2 | MUX_PAD_CTRL(USDHC_PAD_CTRL),
  45. MX6_PAD_SD2_DAT3__USDHC2_DAT3 | MUX_PAD_CTRL(USDHC_PAD_CTRL),
  46. };
  47. static void setup_iomux_uart(void)
  48. {
  49. imx_iomux_v3_setup_multiple_pads(uart1_pads, ARRAY_SIZE(uart1_pads));
  50. }
  51. static struct fsl_esdhc_cfg usdhc_cfg[1] = {
  52. {USDHC2_BASE_ADDR},
  53. };
  54. int board_mmc_getcd(struct mmc *mmc)
  55. {
  56. return 1; /* Assume boot SD always present */
  57. }
  58. int board_mmc_init(bd_t *bis)
  59. {
  60. imx_iomux_v3_setup_multiple_pads(usdhc2_pads, ARRAY_SIZE(usdhc2_pads));
  61. usdhc_cfg[0].sdhc_clk = mxc_get_clock(MXC_ESDHC2_CLK);
  62. return fsl_esdhc_initialize(bis, &usdhc_cfg[0]);
  63. }
  64. int board_early_init_f(void)
  65. {
  66. setup_iomux_uart();
  67. return 0;
  68. }
  69. int board_init(void)
  70. {
  71. /* address of boot parameters */
  72. gd->bd->bi_boot_params = PHYS_SDRAM + 0x100;
  73. return 0;
  74. }
  75. u32 get_board_rev(void)
  76. {
  77. return get_cpu_rev();
  78. }
  79. int checkboard(void)
  80. {
  81. puts("Board: MX6SLEVK\n");
  82. return 0;
  83. }