io.h 3.9 KB

123456789101112131415161718192021222324252627282930313233343536373839404142434445464748495051525354555657585960616263646566676869707172737475767778798081828384858687888990919293949596979899100101102103104105106107108109110111112113114115116117118119120121122123124125126
  1. /*
  2. * Copyright (C) 2006 Atmel Corporation
  3. *
  4. * See file CREDITS for list of people who contributed to this
  5. * project.
  6. *
  7. * This program is free software; you can redistribute it and/or
  8. * modify it under the terms of the GNU General Public License as
  9. * published by the Free Software Foundation; either version 2 of
  10. * the License, or (at your option) any later version.
  11. *
  12. * This program is distributed in the hope that it will be useful,
  13. * but WITHOUT ANY WARRANTY; without even the implied warranty of
  14. * MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the
  15. * GNU General Public License for more details.
  16. *
  17. * You should have received a copy of the GNU General Public License
  18. * along with this program; if not, write to the Free Software
  19. * Foundation, Inc., 59 Temple Place, Suite 330, Boston,
  20. * MA 02111-1307 USA
  21. */
  22. #ifndef __ASM_AVR32_IO_H
  23. #define __ASM_AVR32_IO_H
  24. #ifdef __KERNEL__
  25. /*
  26. * Generic IO read/write. These perform native-endian accesses. Note
  27. * that some architectures will want to re-define __raw_{read,write}w.
  28. */
  29. extern void __raw_writesb(unsigned int addr, const void *data, int bytelen);
  30. extern void __raw_writesw(unsigned int addr, const void *data, int wordlen);
  31. extern void __raw_writesl(unsigned int addr, const void *data, int longlen);
  32. extern void __raw_readsb(unsigned int addr, void *data, int bytelen);
  33. extern void __raw_readsw(unsigned int addr, void *data, int wordlen);
  34. extern void __raw_readsl(unsigned int addr, void *data, int longlen);
  35. #define __raw_writeb(v,a) (*(volatile unsigned char *)(a) = (v))
  36. #define __raw_writew(v,a) (*(volatile unsigned short *)(a) = (v))
  37. #define __raw_writel(v,a) (*(volatile unsigned int *)(a) = (v))
  38. #define __raw_readb(a) (*(volatile unsigned char *)(a))
  39. #define __raw_readw(a) (*(volatile unsigned short *)(a))
  40. #define __raw_readl(a) (*(volatile unsigned int *)(a))
  41. /* As long as I/O is only performed in P4 (or possibly P3), we're safe */
  42. #define writeb(v,a) __raw_writeb(v,a)
  43. #define writew(v,a) __raw_writew(v,a)
  44. #define writel(v,a) __raw_writel(v,a)
  45. #define readb(a) __raw_readb(a)
  46. #define readw(a) __raw_readw(a)
  47. #define readl(a) __raw_readl(a)
  48. /*
  49. * Bad read/write accesses...
  50. */
  51. extern void __readwrite_bug(const char *fn);
  52. #define IO_SPACE_LIMIT 0xffffffff
  53. /*
  54. * All I/O is memory mapped, so these macros doesn't make very much sense
  55. */
  56. #define outb(v,p) __raw_writeb(v, p)
  57. #define outw(v,p) __raw_writew(cpu_to_le16(v),p)
  58. #define outl(v,p) __raw_writel(cpu_to_le32(v),p)
  59. #define inb(p) ({ unsigned int __v = __raw_readb(p); __v; })
  60. #define inw(p) ({ unsigned int __v = __le16_to_cpu(__raw_readw(p)); __v; })
  61. #define inl(p) ({ unsigned int __v = __le32_to_cpu(__raw_readl(p)); __v; })
  62. #include <asm/addrspace.h>
  63. /* virt_to_phys will only work when address is in P1 or P2 */
  64. static __inline__ unsigned long virt_to_phys(volatile void *address)
  65. {
  66. return PHYSADDR(address);
  67. }
  68. static __inline__ void * phys_to_virt(unsigned long address)
  69. {
  70. return (void *)P1SEGADDR(address);
  71. }
  72. #define cached(addr) ((void *)P1SEGADDR(addr))
  73. #define uncached(addr) ((void *)P2SEGADDR(addr))
  74. #endif /* __KERNEL__ */
  75. static inline void sync(void)
  76. {
  77. }
  78. /*
  79. * Given a physical address and a length, return a virtual address
  80. * that can be used to access the memory range with the caching
  81. * properties specified by "flags".
  82. *
  83. * This implementation works for memory below 512MiB (flash, etc.) as
  84. * well as above 3.5GiB (internal peripherals.)
  85. */
  86. #define MAP_NOCACHE (0)
  87. #define MAP_WRCOMBINE (1 << 7)
  88. #define MAP_WRBACK (MAP_WRCOMBINE | (1 << 9))
  89. #define MAP_WRTHROUGH (MAP_WRBACK | (1 << 0))
  90. static inline void *
  91. map_physmem(phys_addr_t paddr, unsigned long len, unsigned long flags)
  92. {
  93. if (flags == MAP_WRBACK)
  94. return (void *)P1SEGADDR(paddr);
  95. else
  96. return (void *)P2SEGADDR(paddr);
  97. }
  98. /*
  99. * Take down a mapping set up by map_physmem().
  100. */
  101. static inline void unmap_physmem(void *vaddr, unsigned long len)
  102. {
  103. }
  104. #endif /* __ASM_AVR32_IO_H */