tegra20-whistler.dts 970 B

12345678910111213141516171819202122232425262728293031323334353637383940414243444546474849505152535455565758596061626364656667686970
  1. /dts-v1/;
  2. /include/ ARCH_CPU_DTS
  3. / {
  4. model = "NVIDIA Tegra20 Whistler evaluation board";
  5. compatible = "nvidia,whistler", "nvidia,tegra20";
  6. aliases {
  7. i2c0 = "/i2c@7000d000";
  8. usb0 = "/usb@c5008000";
  9. };
  10. memory {
  11. device_type = "memory";
  12. reg = < 0x00000000 0x20000000 >;
  13. };
  14. clocks {
  15. osc {
  16. clock-frequency = <12000000>;
  17. };
  18. };
  19. clock@60006000 {
  20. clocks = <&clk_32k &osc>;
  21. };
  22. serial@70006000 {
  23. clock-frequency = < 216000000 >;
  24. };
  25. i2c@7000c000 {
  26. status = "disabled";
  27. };
  28. i2c@7000c400 {
  29. status = "disabled";
  30. };
  31. i2c@7000c500 {
  32. status = "disabled";
  33. };
  34. i2c@7000d000 {
  35. clock-frequency = <100000>;
  36. pmic@3c {
  37. compatible = "maxim,max8907b";
  38. reg = <0x3c>;
  39. clk_32k: clock {
  40. compatible = "fixed-clock";
  41. /*
  42. * leave out for now due to CPP:
  43. * #clock-cells = <0>;
  44. */
  45. clock-frequency = <32768>;
  46. };
  47. };
  48. };
  49. usb@c5000000 {
  50. status = "disabled";
  51. };
  52. usb@c5004000 {
  53. status = "disabled";
  54. };
  55. };