integratorcp.h 4.8 KB

123456789101112131415161718192021222324252627282930313233343536373839404142434445464748495051525354555657585960616263646566676869707172737475767778798081828384858687888990919293949596979899100101102103104105106107108109110111112113114115116117118119120121122123124125126127128129130131132133134135136137138139140141142143144145146147
  1. /*
  2. * (C) Copyright 2003
  3. * Texas Instruments.
  4. * Kshitij Gupta <kshitij@ti.com>
  5. * Configuation settings for the TI OMAP Innovator board.
  6. *
  7. * (C) Copyright 2004
  8. * ARM Ltd.
  9. * Philippe Robin, <philippe.robin@arm.com>
  10. * Configuration for Compact Integrator board.
  11. *
  12. * See file CREDITS for list of people who contributed to this
  13. * project.
  14. *
  15. * This program is free software; you can redistribute it and/or
  16. * modify it under the terms of the GNU General Public License as
  17. * published by the Free Software Foundation; either version 2 of
  18. * the License, or (at your option) any later version.
  19. *
  20. * This program is distributed in the hope that it will be useful,
  21. * but WITHOUT ANY WARRANTY; without even the implied warranty of
  22. * MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the
  23. * GNU General Public License for more details.
  24. *
  25. * You should have received a copy of the GNU General Public License
  26. * along with this program; if not, write to the Free Software
  27. * Foundation, Inc., 59 Temple Place, Suite 330, Boston,
  28. * MA 02111-1307 USA
  29. */
  30. #ifndef __CONFIG_H
  31. #define __CONFIG_H
  32. /*
  33. * High Level Configuration Options
  34. * (easy to change)
  35. */
  36. #if 1
  37. #define CONFIG_ARM926EJS 1 /* This is an arm926ejs CPU core */
  38. #else
  39. #define CONFIG_ARM946ES 1 /* This is an arm946es CPU core */
  40. #endif
  41. #define CONFIG_INTEGRATOR 1 /* in an Integrator board */
  42. #define CONFIG_ARCH_CINTEGRATOR 1 /* Specifically, a CP */
  43. #define CFG_MEMTEST_START 0x100000
  44. #define CFG_MEMTEST_END 0x10000000
  45. #define CFG_HZ (1000000 / 256) /* Timer 1 is clocked at 1Mhz, with 256 divider */
  46. #define CFG_TIMERBASE 0x13000100
  47. #define CONFIG_CMDLINE_TAG 1 /* enable passing of ATAGs */
  48. #define CONFIG_SETUP_MEMORY_TAGS 1
  49. #define CONFIG_MISC_INIT_R 1 /* call misc_init_r during start up */
  50. /*
  51. * Size of malloc() pool
  52. */
  53. #define CFG_MALLOC_LEN (CFG_ENV_SIZE + 128*1024)
  54. #define CFG_GBL_DATA_SIZE 128 /* size in bytes reserved for initial data */
  55. /*
  56. * Hardware drivers
  57. */
  58. #define CONFIG_DRIVER_SMC91111
  59. #define CONFIG_SMC_USE_32_BIT
  60. #define CONFIG_SMC91111_BASE 0xC8000000
  61. #undef CONFIG_SMC91111_EXT_PHY
  62. /*
  63. * NS16550 Configuration
  64. */
  65. #define CFG_PL011_SERIAL
  66. #define CONFIG_PL011_CLOCK 14745600
  67. #define CONFIG_PL01x_PORTS { (void *)CFG_SERIAL0, (void *)CFG_SERIAL1 }
  68. #define CONFIG_CONS_INDEX 0
  69. #define CONFIG_BAUDRATE 38400
  70. #define CFG_BAUDRATE_TABLE { 9600, 19200, 38400, 57600, 115200 }
  71. #define CFG_SERIAL0 0x16000000
  72. #define CFG_SERIAL1 0x17000000
  73. /*
  74. #define CONFIG_COMMANDS (CFG_CMD_DFL | CFG_CMD_PCI)
  75. */
  76. #define CONFIG_COMMANDS (CFG_CMD_DHCP | CFG_CMD_IMI | CFG_CMD_NET | CFG_CMD_PING | \
  77. CFG_CMD_BDI | CFG_CMD_MEMORY | CFG_CMD_FLASH | CFG_CMD_ENV \
  78. )
  79. /* #define CONFIG_BOOTP_MASK CONFIG_BOOTP_DEFAULT */
  80. /* this must be included AFTER the definition of CONFIG_COMMANDS (if any) */
  81. #include <cmd_confdefs.h>
  82. #if 0
  83. #define CONFIG_BOOTDELAY 2
  84. #define CONFIG_BOOTARGS "root=/dev/nfs mem=128M ip=dhcp netdev=27,0,0xfc800000,0xfc800010,eth0"
  85. #define CONFIG_BOOTCOMMAND "bootp ; bootm"
  86. #endif
  87. /*
  88. * Miscellaneous configurable options
  89. */
  90. #define CFG_LONGHELP /* undef to save memory */
  91. #define CFG_PROMPT "Integrator-CP # " /* Monitor Command Prompt */
  92. #define CFG_CBSIZE 256 /* Console I/O Buffer Size */
  93. /* Print Buffer Size */
  94. #define CFG_PBSIZE (CFG_CBSIZE+sizeof(CFG_PROMPT)+16)
  95. #define CFG_MAXARGS 16 /* max number of command args */
  96. #define CFG_BARGSIZE CFG_CBSIZE /* Boot Argument Buffer Size */
  97. #undef CFG_CLKS_IN_HZ /* everything, incl board info, in Hz */
  98. #define CFG_LOAD_ADDR 0x7fc0 /* default load address */
  99. /*-----------------------------------------------------------------------
  100. * Stack sizes
  101. *
  102. * The stack sizes are set up in start.S using the settings below
  103. */
  104. #define CONFIG_STACKSIZE (128*1024) /* regular stack */
  105. #ifdef CONFIG_USE_IRQ
  106. #define CONFIG_STACKSIZE_IRQ (4*1024) /* IRQ stack */
  107. #define CONFIG_STACKSIZE_FIQ (4*1024) /* FIQ stack */
  108. #endif
  109. /*-----------------------------------------------------------------------
  110. * Physical Memory Map
  111. */
  112. #define CONFIG_NR_DRAM_BANKS 1 /* we have 1 bank of DRAM */
  113. #define PHYS_SDRAM_1 0x00000000 /* SDRAM Bank #1 */
  114. #define PHYS_SDRAM_1_SIZE 0x08000000 /* 128 MB */
  115. /*-----------------------------------------------------------------------
  116. * FLASH and environment organization
  117. */
  118. #define CFG_FLASH_BASE 0x24000000
  119. #define CFG_MAX_FLASH_SECT 64
  120. #define CFG_MAX_FLASH_BANKS 1 /* max number of memory banks */
  121. #define PHYS_FLASH_SIZE 0x01000000 /* 16MB */
  122. #define CFG_FLASH_ERASE_TOUT (20*CFG_HZ) /* Timeout for Flash Erase */
  123. #define CFG_FLASH_WRITE_TOUT (20*CFG_HZ) /* Timeout for Flash Write */
  124. #define CFG_MONITOR_BASE 0x24F40000
  125. #define CFG_ENV_IS_IN_FLASH
  126. #define CFG_ENV_ADDR 0x24F00000
  127. #define CFG_ENV_SECT_SIZE 0x40000 /* 256KB */
  128. #define CFG_ENV_SIZE 8192 /* 8KB */
  129. #endif /* __CONFIG_H */