cm41xx.h 4.0 KB

123456789101112131415161718192021222324252627282930313233343536373839404142434445464748495051525354555657585960616263646566676869707172737475767778798081828384858687888990919293949596979899100101102103104105106107108109110111112113114115116117118119120121122123
  1. /*
  2. * (C) Copyright 2005
  3. * Greg Ungerer <greg.ungerer@opengear.com>.
  4. * Wolfgang Denk, DENX Software Engineering, wd@denx.de.
  5. *
  6. * See file CREDITS for list of people who contributed to this
  7. * project.
  8. *
  9. * This program is free software; you can redistribute it and/or
  10. * modify it under the terms of the GNU General Public License as
  11. * published by the Free Software Foundation; either version 2 of
  12. * the License, or (at your option) any later version.
  13. *
  14. * This program is distributed in the hope that it will be useful,
  15. * but WITHOUT ANY WARRANTY; without even the implied warranty of
  16. * MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the
  17. * GNU General Public License for more details.
  18. *
  19. * You should have received a copy of the GNU General Public License
  20. * along with this program; if not, write to the Free Software
  21. * Foundation, Inc., 59 Temple Place, Suite 330, Boston,
  22. * MA 02111-1307 USA
  23. */
  24. #ifndef __CONFIG_H
  25. #define __CONFIG_H
  26. /*
  27. * High Level Configuration Options
  28. * (easy to change)
  29. */
  30. #define CONFIG_KS8695 1 /* it is a KS8695 CPU */
  31. #define CONFIG_CM41xx 1 /* it is an OpenGear CM41xx boad */
  32. #undef CONFIG_USE_IRQ /* we don't need IRQ/FIQ stuff */
  33. #define CONFIG_CMDLINE_TAG 1 /* enable passing of ATAGs */
  34. #define CONFIG_SETUP_MEMORY_TAGS 1
  35. #define CONFIG_INITRD_TAG 1
  36. #define CONFIG_DRIVER_KS8695ETH /* use KS8695 ethernet driver */
  37. /*
  38. * Size of malloc() pool
  39. */
  40. #define CFG_MALLOC_LEN (CFG_ENV_SIZE + 128*1024)
  41. #define CFG_GBL_DATA_SIZE 128 /* size in bytes reserved for initial data */
  42. /*
  43. * Hardware drivers
  44. */
  45. /*
  46. * select serial console configuration
  47. */
  48. #define CFG_ENV_IS_NOWHERE
  49. #define CONFIG_SERIAL1
  50. #define CONFIG_CONS_INDEX 1
  51. #define CONFIG_BAUDRATE 115200
  52. #define CFG_BAUDRATE_TABLE { 9600, 19200, 38400, 57600, 115200 }
  53. /* this must be included AFTER the definition of CONFIG_COMMANDS (if any) */
  54. #include <cmd_confdefs.h>
  55. #undef CONFIG_COMMANDS
  56. #define CONFIG_COMMANDS (CONFIG_CMD_DFL & ~(CFG_CMD_NONSTD | CFG_CMD_ENV))
  57. #define CONFIG_BOOTDELAY 0
  58. #define CONFIG_BOOTARGS "mem=32M console=ttyAM0,115200"
  59. #define CONFIG_BOOTCOMMAND "gofsk 0x02200000"
  60. /*
  61. * Miscellaneous configurable options
  62. */
  63. #define CFG_LONGHELP /* undef to save memory */
  64. #define CFG_PROMPT "boot > " /* Monitor Command Prompt */
  65. #define CFG_CBSIZE 256 /* Console I/O Buffer Size */
  66. #define CFG_PBSIZE (CFG_CBSIZE+sizeof(CFG_PROMPT)+16) /* Print Buffer Size */
  67. #define CFG_MAXARGS 16 /* max number of command args */
  68. #define CFG_BARGSIZE CFG_CBSIZE /* Boot Argument Buffer Size */
  69. #define CFG_MEMTEST_START 0x00800000 /* memtest works on */
  70. #define CFG_MEMTEST_END 0x01000000 /* 16 MB in DRAM */
  71. #undef CFG_CLKS_IN_HZ /* everything, incl board info, in Hz */
  72. #define CFG_LOAD_ADDR 0x00008000 /* default load address */
  73. #define CFG_HZ (1000) /* 1ms resolution ticks */
  74. /*-----------------------------------------------------------------------
  75. * Stack sizes
  76. *
  77. * The stack sizes are set up in start.S using the settings below
  78. */
  79. #define CONFIG_STACKSIZE (128*1024) /* regular stack */
  80. #ifdef CONFIG_USE_IRQ
  81. #define CONFIG_STACKSIZE_IRQ (4*1024) /* IRQ stack */
  82. #define CONFIG_STACKSIZE_FIQ (4*1024) /* FIQ stack */
  83. #endif
  84. /*-----------------------------------------------------------------------
  85. * Physical Memory Map
  86. */
  87. #define CONFIG_NR_DRAM_BANKS 1 /* we have 1 bank of DRAM */
  88. #define PHYS_SDRAM_1 0x00000000 /* SDRAM Bank #1 */
  89. #define PHYS_SDRAM_1_SIZE 0x02000000 /* 32 MB */
  90. #define PHYS_FLASH_1 0x02000000 /* Flash Bank #1 */
  91. #define PHYS_FLASH_SECT_SIZE 0x00020000 /* 128 KB sectors (x1) */
  92. #define CFG_FLASH_BASE PHYS_FLASH_1
  93. /*-----------------------------------------------------------------------
  94. * FLASH and environment organization
  95. */
  96. #define CFG_MAX_FLASH_BANKS 2 /* max number of flash banks */
  97. #define CFG_MAX_FLASH_SECT (128) /* max number of sectors on one chip */
  98. /* timeout values are in ticks */
  99. #define CFG_FLASH_ERASE_TOUT (20*CFG_HZ) /* Timeout for Flash Erase */
  100. #define CFG_FLASH_WRITE_TOUT (20*CFG_HZ) /* Timeout for Flash Write */
  101. #define CFG_ENV_SIZE 0x20000 /* Total Size of Environment */
  102. #endif /* __CONFIG_H */