at91sam9m10g45ek.h 6.5 KB

123456789101112131415161718192021222324252627282930313233343536373839404142434445464748495051525354555657585960616263646566676869707172737475767778798081828384858687888990919293949596979899100101102103104105106107108109110111112113114115116117118119120121122123124125126127128129130131132133134135136137138139140141142143144145146147148149150151152153154155156157158159160161162163164165166167168169170171172173174175176177178179180181182183184185186187188189190191192193194195196197198199200201202203204205206207208209210211212213214215216217218219220221222223224225
  1. /*
  2. * (C) Copyright 2007-2008
  3. * Stelian Pop <stelian.pop@leadtechdesign.com>
  4. * Lead Tech Design <www.leadtechdesign.com>
  5. *
  6. * Configuation settings for the AT91SAM9M10G45EK board(and AT91SAM9G45EKES).
  7. *
  8. * See file CREDITS for list of people who contributed to this
  9. * project.
  10. *
  11. * This program is free software; you can redistribute it and/or
  12. * modify it under the terms of the GNU General Public License as
  13. * published by the Free Software Foundation; either version 2 of
  14. * the License, or (at your option) any later version.
  15. *
  16. * This program is distributed in the hope that it will be useful,
  17. * but WITHOUT ANY WARRANTY; without even the implied warranty of
  18. * MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the
  19. * GNU General Public License for more details.
  20. *
  21. * You should have received a copy of the GNU General Public License
  22. * along with this program; if not, write to the Free Software
  23. * Foundation, Inc., 59 Temple Place, Suite 330, Boston,
  24. * MA 02111-1307 USA
  25. */
  26. #ifndef __CONFIG_H
  27. #define __CONFIG_H
  28. /* ARM asynchronous clock */
  29. #define AT91_MAIN_CLOCK 12000000 /* from 12 MHz crystal */
  30. #define CONFIG_SYS_HZ 1000
  31. #define CONFIG_ARM926EJS 1 /* This is an ARM926EJS Core */
  32. #ifdef CONFIG_AT91SAM9M10G45EK
  33. #define CONFIG_AT91SAM9M10G45 1 /* It's an Atmel AT91SAM9M10G45 SoC*/
  34. #else
  35. #define CONFIG_AT91SAM9G45 1 /* It's an Atmel AT91SAM9G45 SoC*/
  36. #endif
  37. #define CONFIG_ARCH_CPU_INIT
  38. #undef CONFIG_USE_IRQ /* we don't need IRQ/FIQ stuff */
  39. #define CONFIG_CMDLINE_TAG 1 /* enable passing of ATAGs */
  40. #define CONFIG_SETUP_MEMORY_TAGS 1
  41. #define CONFIG_INITRD_TAG 1
  42. #define CONFIG_SKIP_LOWLEVEL_INIT
  43. #define CONFIG_SKIP_RELOCATE_UBOOT
  44. /*
  45. * Hardware drivers
  46. */
  47. #define CONFIG_ATMEL_USART 1
  48. #undef CONFIG_USART0
  49. #undef CONFIG_USART1
  50. #undef CONFIG_USART2
  51. #define CONFIG_USART3 1 /* USART 3 is DBGU */
  52. /* LCD */
  53. #define CONFIG_LCD 1
  54. #define LCD_BPP LCD_COLOR8
  55. #define CONFIG_LCD_LOGO 1
  56. #undef LCD_TEST_PATTERN
  57. #define CONFIG_LCD_INFO 1
  58. #define CONFIG_LCD_INFO_BELOW_LOGO 1
  59. #define CONFIG_SYS_WHITE_ON_BLACK 1
  60. #define CONFIG_ATMEL_LCD 1
  61. #define CONFIG_ATMEL_LCD_RGB565 1
  62. #define CONFIG_SYS_CONSOLE_IS_IN_ENV 1
  63. /* board specific(not enough SRAM) */
  64. #define CONFIG_AT91SAM9G45_LCD_BASE 0x73E00000
  65. /* LED */
  66. #define CONFIG_AT91_LED
  67. #define CONFIG_RED_LED AT91_PIN_PD31 /* this is the user1 led */
  68. #define CONFIG_GREEN_LED AT91_PIN_PD0 /* this is the user2 led */
  69. #define CONFIG_BOOTDELAY 3
  70. /*
  71. * BOOTP options
  72. */
  73. #define CONFIG_BOOTP_BOOTFILESIZE 1
  74. #define CONFIG_BOOTP_BOOTPATH 1
  75. #define CONFIG_BOOTP_GATEWAY 1
  76. #define CONFIG_BOOTP_HOSTNAME 1
  77. /*
  78. * Command line configuration.
  79. */
  80. #include <config_cmd_default.h>
  81. #undef CONFIG_CMD_BDI
  82. #undef CONFIG_CMD_FPGA
  83. #undef CONFIG_CMD_IMI
  84. #undef CONFIG_CMD_IMLS
  85. #undef CONFIG_CMD_AUTOSCRIPT
  86. #undef CONFIG_CMD_LOADS
  87. #define CONFIG_CMD_PING 1
  88. #define CONFIG_CMD_DHCP 1
  89. #define CONFIG_CMD_NAND 1
  90. #define CONFIG_CMD_USB 1
  91. /* SDRAM */
  92. #define CONFIG_NR_DRAM_BANKS 1
  93. #define PHYS_SDRAM 0x70000000
  94. #define PHYS_SDRAM_SIZE 0x08000000 /* 128 megs */
  95. /* DataFlash */
  96. #ifdef CONFIG_ATMEL_SPI
  97. #define CONFIG_CMD_SF
  98. #define CONFIG_CMD_SPI
  99. #define CONFIG_SPI_FLASH 1
  100. #define CONFIG_SPI_FLASH_ATMEL 1
  101. #define CONFIG_SYS_MAX_DATAFLASH_BANKS 1
  102. #endif
  103. /* NOR flash, if populated */
  104. #ifndef CONFIG_CMD_NAND
  105. #define CONFIG_SYS_NO_FLASH 1
  106. #else
  107. #define CONFIG_SYS_FLASH_CFI 1
  108. #define CONFIG_FLASH_CFI_DRIVER 1
  109. #define PHYS_FLASH_1 0x10000000
  110. #define CONFIG_SYS_FLASH_BASE PHYS_FLASH_1
  111. #define CONFIG_SYS_MAX_FLASH_SECT 256
  112. #define CONFIG_SYS_MAX_FLASH_BANKS 1
  113. #endif
  114. /* NAND flash */
  115. #ifdef CONFIG_CMD_NAND
  116. #define CONFIG_NAND_MAX_CHIPS 1
  117. #define CONFIG_NAND_ATMEL
  118. #define CONFIG_SYS_MAX_NAND_DEVICE 1
  119. #define CONFIG_SYS_NAND_BASE 0x40000000
  120. #define CONFIG_SYS_NAND_DBW_8 1
  121. /* our ALE is AD21 */
  122. #define CONFIG_SYS_NAND_MASK_ALE (1 << 21)
  123. /* our CLE is AD22 */
  124. #define CONFIG_SYS_NAND_MASK_CLE (1 << 22)
  125. #define CONFIG_SYS_NAND_ENABLE_PIN AT91_PIN_PC14
  126. #define CONFIG_SYS_NAND_READY_PIN AT91_PIN_PC8
  127. #endif
  128. /* Ethernet */
  129. #define CONFIG_MACB 1
  130. #define CONFIG_RMII 1
  131. #define CONFIG_NET_MULTI 1
  132. #define CONFIG_NET_RETRY_COUNT 20
  133. #define CONFIG_RESET_PHY_R 1
  134. /* USB */
  135. #define CONFIG_USB_ATMEL
  136. #define CONFIG_USB_OHCI_NEW 1
  137. #define CONFIG_DOS_PARTITION 1
  138. #define CONFIG_SYS_USB_OHCI_CPU_INIT 1
  139. #define CONFIG_SYS_USB_OHCI_REGS_BASE 0x00700000 /* AT91SAM9G45_UHP_OHCI_BASE */
  140. #define CONFIG_SYS_USB_OHCI_SLOT_NAME "at91sam9g45"
  141. #define CONFIG_SYS_USB_OHCI_MAX_ROOT_PORTS 2
  142. #define CONFIG_USB_STORAGE 1
  143. #define CONFIG_SYS_LOAD_ADDR 0x22000000 /* load address */
  144. #define CONFIG_SYS_MEMTEST_START PHYS_SDRAM
  145. #define CONFIG_SYS_MEMTEST_END 0x23e00000
  146. #ifdef CONFIG_SYS_USE_DATAFLASH
  147. /* bootstrap + u-boot + env + linux in dataflash on CS0 */
  148. #define CONFIG_ENV_IS_IN_SPI_FLASH 1
  149. #define CONFIG_SYS_MONITOR_BASE (0xC0000000 + 0x8400)
  150. #define CONFIG_ENV_OFFSET 0x4200
  151. #define CONFIG_ENV_ADDR (0xC0000000 + CONFIG_ENV_OFFSET)
  152. #define CONFIG_ENV_SIZE 0x4200
  153. #define CONFIG_ENV_SECT_SIZE 0x10000
  154. #define CONFIG_BOOTCOMMAND "cp.b 0xC0042000 0x22000000 0x210000; bootm"
  155. #define CONFIG_BOOTARGS "console=ttyS0,115200 " \
  156. "root=/dev/mtdblock0 " \
  157. "mtdparts=at91_nand:-(root) "\
  158. "rw rootfstype=jffs2"
  159. #else /* CONFIG_SYS_USE_NANDFLASH */
  160. /* bootstrap + u-boot + env + linux in nandflash */
  161. #define CONFIG_ENV_IS_IN_NAND 1
  162. #define CONFIG_ENV_OFFSET 0x60000
  163. #define CONFIG_ENV_OFFSET_REDUND 0x80000
  164. #define CONFIG_ENV_SIZE 0x20000 /* 1 sector = 128 kB */
  165. #define CONFIG_BOOTCOMMAND "nand read 0x72000000 0x200000 0x200000; bootm"
  166. #define CONFIG_BOOTARGS "console=ttyS0,115200 " \
  167. "root=/dev/mtdblock5 " \
  168. "mtdparts=at91_nand:128k(bootstrap)ro, \
  169. 256k(uboot)ro,128k(env1)ro,128k(env2)ro, \
  170. 2M(linux),-(root) " \
  171. "rw rootfstype=jffs2"
  172. #endif
  173. #define CONFIG_BAUDRATE 115200
  174. #define CONFIG_SYS_BAUDRATE_TABLE {115200 , 19200, 38400, 57600, 9600 }
  175. #define CONFIG_SYS_PROMPT "U-Boot> "
  176. #define CONFIG_SYS_CBSIZE 256
  177. #define CONFIG_SYS_MAXARGS 16
  178. #define CONFIG_SYS_PBSIZE (CONFIG_SYS_CBSIZE + sizeof(CONFIG_SYS_PROMPT) + 16)
  179. #define CONFIG_SYS_LONGHELP 1
  180. #define CONFIG_CMDLINE_EDITING 1
  181. #define CONFIG_AUTO_COMPLETE
  182. #define CONFIG_SYS_HUSH_PARSER
  183. #define CONFIG_SYS_PROMPT_HUSH_PS2 "> "
  184. #define ROUND(A, B) (((A) + (B)) & ~((B) - 1))
  185. /*
  186. * Size of malloc() pool
  187. */
  188. #define CONFIG_SYS_MALLOC_LEN ROUND(3 * CONFIG_ENV_SIZE + 128*1024, 0x1000)
  189. #define CONFIG_SYS_GBL_DATA_SIZE 128 /* 128 bytes for initial data */
  190. #define CONFIG_STACKSIZE (32*1024) /* regular stack */
  191. #ifdef CONFIG_USE_IRQ
  192. #error CONFIG_USE_IRQ not supported
  193. #endif
  194. #endif