EB+MCF-EV123.h 8.1 KB

123456789101112131415161718192021222324252627282930313233343536373839404142434445464748495051525354555657585960616263646566676869707172737475767778798081828384858687888990919293949596979899100101102103104105106107108109110111112113114115116117118119120121122123124125126127128129130131132133134135136137138139140141142143144145146147148149150151152153154155156157158159160161162163164165166167168169170171172173174175176177178179180181182183184185186187188189190191192193194195196197198199200201202203204205206207208209210211212213214215216217218219220221222223224225226227228229230231232233234235236237238239240241242243244245246247248249250251252253254255256257258259260261
  1. /*
  2. * Configuation settings for the BuS EB+MCF-EV123 boards.
  3. *
  4. * (C) Copyright 2005 BuS Elektronik GmbH & Co.KG <esw@bus-elektonik.de>
  5. *
  6. * See file CREDITS for list of people who contributed to this
  7. * project.
  8. *
  9. * This program is free software; you can redistribute it and/or
  10. * modify it under the terms of the GNU General Public License as
  11. * published by the Free Software Foundation; either version 2 of
  12. * the License, or (at your option) any later version.
  13. *
  14. * This program is distributed in the hope that it will be useful,
  15. * but WITHOUT ANY WARRANTY; without even the implied warranty of
  16. * MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the
  17. * GNU General Public License for more details.
  18. *
  19. * You should have received a copy of the GNU General Public License
  20. * along with this program; if not, write to the Free Software
  21. * Foundation, Inc., 59 Temple Place, Suite 330, Boston,
  22. * MA 02111-1307 USA
  23. */
  24. #ifndef _CONFIG_EB_MCF_EV123_H_
  25. #define _CONFIG_EB_MCF_EV123_H_
  26. #define CONFIG_EB_MCF_EV123
  27. #undef CONFIG_SYS_HALT_BEFOR_RAM_JUMP
  28. /*
  29. * High Level Configuration Options (easy to change)
  30. */
  31. #define CONFIG_MCF52x2 /* define processor family */
  32. #define CONFIG_M5282 /* define processor type */
  33. #define CONFIG_MISC_INIT_R
  34. #define CONFIG_MCFUART
  35. #define CONFIG_SYS_UART_PORT (0)
  36. #define CONFIG_BAUDRATE 9600
  37. #define CONFIG_SYS_BAUDRATE_TABLE { 9600 , 19200 , 38400 , 57600, 115200 }
  38. #undef CONFIG_MONITOR_IS_IN_RAM /* define if monitor is started from a pre-loader */
  39. #define CONFIG_BOOTCOMMAND "printenv"
  40. /* Configuration for environment
  41. * Environment is embedded in u-boot in the second sector of the flash
  42. */
  43. #ifndef CONFIG_MONITOR_IS_IN_RAM
  44. #define CONFIG_ENV_ADDR 0xF003C000 /* End of 256K */
  45. #define CONFIG_ENV_SECT_SIZE 0x4000
  46. #define CONFIG_ENV_IS_IN_FLASH 1
  47. /*
  48. #define CONFIG_ENV_IS_EMBEDDED 1
  49. #define CONFIG_ENV_ADDR_REDUND 0xF0018000
  50. #define CONFIG_ENV_SECT_SIZE_REDUND 0x4000
  51. */
  52. #else
  53. #define CONFIG_ENV_ADDR 0xFFE04000
  54. #define CONFIG_ENV_SECT_SIZE 0x2000
  55. #define CONFIG_ENV_IS_IN_FLASH 1
  56. #endif
  57. /*
  58. * BOOTP options
  59. */
  60. #define CONFIG_BOOTP_BOOTFILESIZE
  61. #define CONFIG_BOOTP_BOOTPATH
  62. #define CONFIG_BOOTP_GATEWAY
  63. #define CONFIG_BOOTP_HOSTNAME
  64. /*
  65. * Command line configuration.
  66. */
  67. #include <config_cmd_default.h>
  68. #undef CONFIG_CMD_LOADB
  69. #define CONFIG_CMD_MII
  70. #define CONFIG_CMD_NET
  71. #define CONFIG_MCFTMR
  72. #define CONFIG_MCFFEC
  73. #ifdef CONFIG_MCFFEC
  74. # define CONFIG_NET_MULTI 1
  75. # define CONFIG_MII 1
  76. # define CONFIG_MII_INIT 1
  77. # define CONFIG_SYS_DISCOVER_PHY
  78. # define CONFIG_SYS_RX_ETH_BUFFER 8
  79. # define CONFIG_SYS_FAULT_ECHO_LINK_DOWN
  80. # define CONFIG_SYS_FEC0_PINMUX 0
  81. # define CONFIG_SYS_FEC0_MIIBASE CONFIG_SYS_FEC0_IOBASE
  82. # define MCFFEC_TOUT_LOOP 50000
  83. /* If CONFIG_SYS_DISCOVER_PHY is not defined - hardcoded */
  84. # ifndef CONFIG_SYS_DISCOVER_PHY
  85. # define FECDUPLEX FULL
  86. # define FECSPEED _100BASET
  87. # else
  88. # ifndef CONFIG_SYS_FAULT_ECHO_LINK_DOWN
  89. # define CONFIG_SYS_FAULT_ECHO_LINK_DOWN
  90. # endif
  91. # endif /* CONFIG_SYS_DISCOVER_PHY */
  92. #endif
  93. #ifdef CONFIG_MCFFEC
  94. # define CONFIG_ETHADDR 00:CF:52:82:EB:01
  95. # define CONFIG_IPADDR 192.162.1.2
  96. # define CONFIG_NETMASK 255.255.255.0
  97. # define CONFIG_SERVERIP 192.162.1.1
  98. # define CONFIG_GATEWAYIP 192.162.1.1
  99. # define CONFIG_OVERWRITE_ETHADDR_ONCE
  100. #endif /* CONFIG_MCFFEC */
  101. #define CONFIG_BOOTDELAY 5
  102. #define CONFIG_SYS_PROMPT "\nEV123 U-Boot> "
  103. #define CONFIG_SYS_LONGHELP /* undef to save memory */
  104. #if defined(CONFIG_CMD_KGDB)
  105. #define CONFIG_SYS_CBSIZE 1024 /* Console I/O Buffer Size */
  106. #else
  107. #define CONFIG_SYS_CBSIZE 256 /* Console I/O Buffer Size */
  108. #endif
  109. #define CONFIG_SYS_PBSIZE (CONFIG_SYS_CBSIZE+sizeof(CONFIG_SYS_PROMPT)+16) /* Print Buffer Size */
  110. #define CONFIG_SYS_MAXARGS 16 /* max number of command args */
  111. #define CONFIG_SYS_BARGSIZE CONFIG_SYS_CBSIZE /* Boot Argument Buffer Size */
  112. #define CONFIG_SYS_LOAD_ADDR 0x20000
  113. #define CONFIG_SYS_MEMTEST_START 0x100000
  114. #define CONFIG_SYS_MEMTEST_END 0x400000
  115. /*#define CONFIG_SYS_DRAM_TEST 1 */
  116. #undef CONFIG_SYS_DRAM_TEST
  117. /* Clock and PLL Configuration */
  118. #define CONFIG_SYS_HZ 10000000
  119. #define CONFIG_SYS_CLK 58982400 /* 9,8304MHz * 6 */
  120. /* PLL Configuration: Ext Clock * 6 (see table 9-4 of MCF user manual) */
  121. #define CONFIG_SYS_MFD 0x01 /* PLL Multiplication Factor Devider */
  122. #define CONFIG_SYS_RFD 0x00 /* PLL Reduce Frecuency Devider */
  123. /*
  124. * Low Level Configuration Settings
  125. * (address mappings, register initial values, etc.)
  126. * You should know what you are doing if you make changes here.
  127. */
  128. #define CONFIG_SYS_MBAR 0x40000000
  129. /*-----------------------------------------------------------------------
  130. * Definitions for initial stack pointer and data area (in DPRAM)
  131. */
  132. #define CONFIG_SYS_INIT_RAM_ADDR 0x20000000
  133. #define CONFIG_SYS_INIT_RAM_END 0x10000 /* End of used area in internal SRAM */
  134. #define CONFIG_SYS_GBL_DATA_SIZE 64 /* size in bytes reserved for initial data */
  135. #define CONFIG_SYS_GBL_DATA_OFFSET (CONFIG_SYS_INIT_RAM_END - CONFIG_SYS_GBL_DATA_SIZE)
  136. #define CONFIG_SYS_INIT_SP_OFFSET CONFIG_SYS_GBL_DATA_OFFSET
  137. /*-----------------------------------------------------------------------
  138. * Start addresses for the final memory configuration
  139. * (Set up by the startup code)
  140. * Please note that CONFIG_SYS_SDRAM_BASE _must_ start at 0
  141. */
  142. #define CONFIG_SYS_SDRAM_BASE1 0x00000000
  143. #define CONFIG_SYS_SDRAM_SIZE1 16 /* SDRAM size in MB */
  144. /*
  145. #define CONFIG_SYS_SDRAM_BASE0 CONFIG_SYS_SDRAM_BASE1+CONFIG_SYS_SDRAM_SIZE1*1024*1024
  146. #define CONFIG_SYS_SDRAM_SIZE0 16 */ /* SDRAM size in MB */
  147. #define CONFIG_SYS_SDRAM_BASE CONFIG_SYS_SDRAM_BASE1
  148. #define CONFIG_SYS_SDRAM_SIZE CONFIG_SYS_SDRAM_SIZE1
  149. #define CONFIG_SYS_FLASH_BASE CONFIG_SYS_CS0_BASE
  150. #define CONFIG_SYS_INT_FLASH_BASE 0xF0000000
  151. #define CONFIG_SYS_INT_FLASH_ENABLE 0x21
  152. /* If M5282 port is fully implemented the monitor base will be behind
  153. * the vector table. */
  154. #if (TEXT_BASE != CONFIG_SYS_INT_FLASH_BASE)
  155. #define CONFIG_SYS_MONITOR_BASE (TEXT_BASE + 0x400)
  156. #else
  157. #define CONFIG_SYS_MONITOR_BASE (TEXT_BASE + 0x418) /* 24 Byte for CFM-Config */
  158. #endif
  159. #define CONFIG_SYS_MONITOR_LEN 0x20000
  160. #define CONFIG_SYS_MALLOC_LEN (256 << 10)
  161. #define CONFIG_SYS_BOOTPARAMS_LEN 64*1024
  162. /*
  163. * For booting Linux, the board info and command line data
  164. * have to be in the first 8 MB of memory, since this is
  165. * the maximum mapped by the Linux kernel during initialization ??
  166. */
  167. #define CONFIG_SYS_BOOTMAPSZ (8 << 20) /* Initial Memory map for Linux */
  168. /*-----------------------------------------------------------------------
  169. * FLASH organization
  170. */
  171. #define CONFIG_SYS_MAX_FLASH_SECT 35
  172. #define CONFIG_SYS_MAX_FLASH_BANKS 2
  173. #define CONFIG_SYS_FLASH_ERASE_TOUT 10000000
  174. #define CONFIG_SYS_FLASH_PROTECTION
  175. /*-----------------------------------------------------------------------
  176. * Cache Configuration
  177. */
  178. #define CONFIG_SYS_CACHELINE_SIZE 16
  179. /*-----------------------------------------------------------------------
  180. * Memory bank definitions
  181. */
  182. #define CONFIG_SYS_CS0_BASE 0xFFE00000
  183. #define CONFIG_SYS_CS0_CTRL 0x00001980
  184. #define CONFIG_SYS_CS0_MASK 0x001F0001
  185. #define CONFIG_SYS_CS3_BASE 0xE0000000
  186. #define CONFIG_SYS_CS0_CTRL 0x00001980
  187. #define CONFIG_SYS_CS3_MASK 0x000F0001
  188. /*-----------------------------------------------------------------------
  189. * Port configuration
  190. */
  191. #define CONFIG_SYS_PACNT 0x0000000 /* Port A D[31:24] */
  192. #define CONFIG_SYS_PADDR 0x0000000
  193. #define CONFIG_SYS_PADAT 0x0000000
  194. #define CONFIG_SYS_PBCNT 0x0000000 /* Port B D[23:16] */
  195. #define CONFIG_SYS_PBDDR 0x0000000
  196. #define CONFIG_SYS_PBDAT 0x0000000
  197. #define CONFIG_SYS_PCCNT 0x0000000 /* Port C D[15:08] */
  198. #define CONFIG_SYS_PCDDR 0x0000000
  199. #define CONFIG_SYS_PCDAT 0x0000000
  200. #define CONFIG_SYS_PDCNT 0x0000000 /* Port D D[07:00] */
  201. #define CONFIG_SYS_PCDDR 0x0000000
  202. #define CONFIG_SYS_PCDAT 0x0000000
  203. #define CONFIG_SYS_PEHLPAR 0xC0
  204. #define CONFIG_SYS_PUAPAR 0x0F /* UA0..UA3 = Uart 0 +1 */
  205. #define CONFIG_SYS_DDRUA 0x05
  206. #define CONFIG_SYS_PJPAR 0xFF
  207. /*-----------------------------------------------------------------------
  208. * CCM configuration
  209. */
  210. #define CONFIG_SYS_CCM_SIZ 0
  211. /*---------------------------------------------------------------------*/
  212. #endif /* _CONFIG_M5282EVB_H */
  213. /*---------------------------------------------------------------------*/