io.h 5.3 KB

123456789101112131415161718192021222324252627282930313233343536373839404142434445464748495051525354555657585960616263646566676869707172737475767778798081828384858687888990919293949596979899100101102103104105106107108109110111112113114115116117118119120121122123124125126127128129130131132133134135136137138139140141142143144145146147148149150151152153154155156157158159160161162163164165166167168169170171172173174175176177178179180181182183184185186187188189
  1. /*
  2. * U-boot - io.h IO routines
  3. *
  4. * Copyright (c) 2005-2007 Analog Devices Inc.
  5. *
  6. * See file CREDITS for list of people who contributed to this
  7. * project.
  8. *
  9. * This program is free software; you can redistribute it and/or
  10. * modify it under the terms of the GNU General Public License as
  11. * published by the Free Software Foundation; either version 2 of
  12. * the License, or (at your option) any later version.
  13. *
  14. * This program is distributed in the hope that it will be useful,
  15. * but WITHOUT ANY WARRANTY; without even the implied warranty of
  16. * MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the
  17. * GNU General Public License for more details.
  18. *
  19. * You should have received a copy of the GNU General Public License
  20. * along with this program; if not, write to the Free Software
  21. * Foundation, Inc., 51 Franklin St, Fifth Floor, Boston,
  22. * MA 02110-1301 USA
  23. */
  24. #ifndef _BLACKFIN_IO_H
  25. #define _BLACKFIN_IO_H
  26. #ifdef __KERNEL__
  27. #include <asm/blackfin.h>
  28. static inline void sync(void)
  29. {
  30. SSYNC();
  31. }
  32. /* function prototypes for CF support */
  33. extern void cf_outsw(unsigned short *addr, unsigned short *sect_buf, int words);
  34. extern void cf_insw(unsigned short *sect_buf, unsigned short *addr, int words);
  35. extern unsigned char cf_inb(volatile unsigned char *addr);
  36. extern void cf_outb(unsigned char val, volatile unsigned char *addr);
  37. /*
  38. * Given a physical address and a length, return a virtual address
  39. * that can be used to access the memory range with the caching
  40. * properties specified by "flags".
  41. */
  42. #define MAP_NOCACHE (0)
  43. #define MAP_WRCOMBINE (0)
  44. #define MAP_WRBACK (0)
  45. #define MAP_WRTHROUGH (0)
  46. static inline void *
  47. map_physmem(phys_addr_t paddr, unsigned long len, unsigned long flags)
  48. {
  49. return (void *)paddr;
  50. }
  51. /*
  52. * Take down a mapping set up by map_physmem().
  53. */
  54. static inline void unmap_physmem(void *vaddr, unsigned long flags)
  55. {
  56. }
  57. static inline phys_addr_t virt_to_phys(void * vaddr)
  58. {
  59. return (phys_addr_t)(vaddr);
  60. }
  61. /*
  62. * These are for ISA/PCI shared memory _only_ and should never be used
  63. * on any other type of memory, including Zorro memory. They are meant to
  64. * access the bus in the bus byte order which is little-endian!.
  65. *
  66. * readX/writeX() are used to access memory mapped devices. On some
  67. * architectures the memory mapped IO stuff needs to be accessed
  68. * differently. On the m68k architecture, we just read/write the
  69. * memory location directly.
  70. */
  71. #ifndef __ASSEMBLY__
  72. static inline unsigned char readb(const volatile void *addr)
  73. {
  74. unsigned int val;
  75. int tmp;
  76. __asm__ __volatile__ ("cli %1;\n\t"
  77. "NOP; NOP; SSYNC;\n\t"
  78. "%0 = b [%2] (z);\n\t"
  79. "sti %1;\n\t"
  80. : "=d"(val), "=d"(tmp): "a"(addr));
  81. return (unsigned char) val;
  82. }
  83. static inline unsigned short readw(const volatile void *addr)
  84. {
  85. unsigned int val;
  86. int tmp;
  87. __asm__ __volatile__ ("cli %1;\n\t"
  88. "NOP; NOP; SSYNC;\n\t"
  89. "%0 = w [%2] (z);\n\t"
  90. "sti %1;\n\t"
  91. : "=d"(val), "=d"(tmp): "a"(addr));
  92. return (unsigned short) val;
  93. }
  94. static inline unsigned int readl(const volatile void *addr)
  95. {
  96. unsigned int val;
  97. int tmp;
  98. __asm__ __volatile__ ("cli %1;\n\t"
  99. "NOP; NOP; SSYNC;\n\t"
  100. "%0 = [%2];\n\t"
  101. "sti %1;\n\t"
  102. : "=d"(val), "=d"(tmp): "a"(addr));
  103. return val;
  104. }
  105. #define __raw_readb readb
  106. #define __raw_readw readw
  107. #define __raw_readl readl
  108. #endif /* __ASSEMBLY__ */
  109. #define writeb(b, addr) (void)((*(volatile unsigned char *) (addr)) = (b))
  110. #define writew(b, addr) (void)((*(volatile unsigned short *) (addr)) = (b))
  111. #define writel(b, addr) (void)((*(volatile unsigned int *) (addr)) = (b))
  112. #define __raw_writeb writeb
  113. #define __raw_writew writew
  114. #define __raw_writel writel
  115. #define memset_io(a, b, c) memset((void *)(a), (b), (c))
  116. #define memcpy_fromio(a, b, c) memcpy((a), (void *)(b), (c))
  117. #define memcpy_toio(a, b, c) memcpy((void *)(a), (b), (c))
  118. #define inb(addr) cf_inb((volatile unsigned char *)(addr))
  119. #define outb(x, addr) cf_outb((unsigned char)(x), (volatile unsigned char *)(addr))
  120. #define insw(port, addr, count) cf_insw((unsigned short *)addr, (unsigned short *)(port), (count))
  121. #define outsw(port, addr, count) cf_outsw((unsigned short *)(port), (unsigned short *)addr, (count))
  122. #define IO_SPACE_LIMIT 0xffff
  123. /* Values for nocacheflag and cmode */
  124. #define IOMAP_FULL_CACHING 0
  125. #define IOMAP_NOCACHE_SER 1
  126. #define IOMAP_NOCACHE_NONSER 2
  127. #define IOMAP_WRITETHROUGH 3
  128. extern void *__ioremap(unsigned long physaddr, unsigned long size,
  129. int cacheflag);
  130. extern void __iounmap(void *addr, unsigned long size);
  131. extern inline void *ioremap(unsigned long physaddr, unsigned long size)
  132. {
  133. return __ioremap(physaddr, size, IOMAP_NOCACHE_SER);
  134. }
  135. extern inline void *ioremap_nocache(unsigned long physaddr, unsigned long size)
  136. {
  137. return __ioremap(physaddr, size, IOMAP_NOCACHE_SER);
  138. }
  139. extern inline void *ioremap_writethrough(unsigned long physaddr,
  140. unsigned long size)
  141. {
  142. return __ioremap(physaddr, size, IOMAP_WRITETHROUGH);
  143. }
  144. extern inline void *ioremap_fullcache(unsigned long physaddr,
  145. unsigned long size)
  146. {
  147. return __ioremap(physaddr, size, IOMAP_FULL_CACHING);
  148. }
  149. extern void iounmap(void *addr);
  150. extern void blkfin_inv_cache_all(void);
  151. #define dma_cache_inv(_start, _size) do { blkfin_inv_cache_all(); } while (0)
  152. #define dma_cache_wback(_start, _size) do { } while (0)
  153. #define dma_cache_wback_inv(_start, _size) do { blkfin_inv_cache_all(); } while (0)
  154. #endif
  155. #endif