Главная Обзор Помощь
Регистрация Вход
phyus
/
uboot-vybrid_public
8
0
Ответвить 0
Файлы Задачи 0 Запросы на слияние 0 Вики
Дерево: dcf728a6af
Ветки Метки
uboot-vybrid_pu...
/
include
/
asm-blackfin
/
cplb.h

cplb.h 3.6 KB
История Исходник

12345678910111213141516171819202122232425262728293031323334353637383940414243444546474849505152535455565758596061626364656667686970717273747576 
  1. /*
    2. 

  2.  * cplb.h - defines for managing CPLB tables
    3. 

  3.  *
    4. 

  4.  * Copyright (c) 2002-2007 Analog Devices Inc.
    5. 

  5.  *
    6. 

  6.  * Licensed under the GPL-2 or later.
    7. 

  7.  */
    8. 

  8. 

  9. #ifndef __ASM_BLACKFIN_CPLB_H__
    10. 

  10. #define __ASM_BLACKFIN_CPLB_H__
    11. 

  11. 

  12. #include <asm/mach-common/bits/mpu.h>
    13. 

  13. 

  14. #define CPLB_ENABLE_ICACHE_P	0
    15. 

  15. #define CPLB_ENABLE_DCACHE_P	1
    16. 

  16. #define CPLB_ENABLE_DCACHE2_P	2
    17. 

  17. #define CPLB_ENABLE_CPLBS_P	3	/* Deprecated! */
    18. 

  18. #define CPLB_ENABLE_ICPLBS_P	4
    19. 

  19. #define CPLB_ENABLE_DCPLBS_P	5
    20. 

  20. 

  21. #define CPLB_ENABLE_ICACHE	(1<<CPLB_ENABLE_ICACHE_P)
    22. 

  22. #define CPLB_ENABLE_DCACHE	(1<<CPLB_ENABLE_DCACHE_P)
    23. 

  23. #define CPLB_ENABLE_DCACHE2	(1<<CPLB_ENABLE_DCACHE2_P)
    24. 

  24. #define CPLB_ENABLE_CPLBS	(1<<CPLB_ENABLE_CPLBS_P)
    25. 

  25. #define CPLB_ENABLE_ICPLBS	(1<<CPLB_ENABLE_ICPLBS_P)
    26. 

  26. #define CPLB_ENABLE_DCPLBS	(1<<CPLB_ENABLE_DCPLBS_P)
    27. 

  27. #define CPLB_ENABLE_ANY_CPLBS	CPLB_ENABLE_CPLBS | \
    28. 

  28. 				CPLB_ENABLE_ICPLBS | \
    29. 

  29. 				CPLB_ENABLE_DCPLBS
    30. 

  30. 

  31. #define CPLB_RELOADED		0x0000
    32. 

  32. #define CPLB_NO_UNLOCKED	0x0001
    33. 

  33. #define CPLB_NO_ADDR_MATCH	0x0002
    34. 

  34. #define CPLB_PROT_VIOL		0x0003
    35. 

  35. 

  36. #define CPLB_DEF_CACHE		CPLB_L1_CHBL | CPLB_WT
    37. 

  37. #define CPLB_CACHE_ENABLED	CPLB_L1_CHBL | CPLB_DIRTY
    38. 

  38. 

  39. #define CPLB_ALL_ACCESS	CPLB_SUPV_WR | CPLB_USER_RD | CPLB_USER_WR
    40. 

  40. 

  41. #define CPLB_I_PAGE_MGMT	CPLB_LOCK | CPLB_VALID
    42. 

  42. #define CPLB_D_PAGE_MGMT	CPLB_LOCK | CPLB_ALL_ACCESS | CPLB_VALID
    43. 

  43. #define CPLB_DNOCACHE		CPLB_ALL_ACCESS | CPLB_VALID
    44. 

  44. #define CPLB_DDOCACHE		CPLB_DNOCACHE | CPLB_DEF_CACHE
    45. 

  45. #define CPLB_INOCACHE		CPLB_USER_RD | CPLB_VALID
    46. 

  46. #define CPLB_IDOCACHE		CPLB_INOCACHE | CPLB_L1_CHBL
    47. 

  47. 

  48. /* Data Attibutes*/
    49. 

  49. 

  50. #define SDRAM_IGENERIC          (PAGE_SIZE_4MB | CPLB_L1_CHBL | CPLB_USER_RD | CPLB_VALID)
    51. 

  51. #define SDRAM_IKERNEL           (PAGE_SIZE_4MB | CPLB_L1_CHBL | CPLB_USER_RD | CPLB_VALID | CPLB_LOCK)
    52. 

  52. #define L1_IMEMORY              (PAGE_SIZE_1MB | CPLB_USER_RD | CPLB_VALID | CPLB_LOCK)
    53. 

  53. #define SDRAM_INON_CHBL         (PAGE_SIZE_4MB | CPLB_USER_RD | CPLB_VALID)
    54. 

  54. 

  55. #if ANOMALY_05000158
    56. 

  56. # define ANOMALY_05000158_WORKAROUND 0x200
    57. 

  57. #else
    58. 

  58. # define ANOMALY_05000158_WORKAROUND 0
    59. 

  59. #endif
    60. 

  60. 

  61. #ifdef CONFIG_DCACHE_WB		/*Write Back Policy */
    62. 

  62. #define SDRAM_DGENERIC          (PAGE_SIZE_4MB | CPLB_L1_CHBL | CPLB_DIRTY | CPLB_SUPV_WR | CPLB_USER_WR | CPLB_USER_RD | CPLB_VALID | ANOMALY_05000158_WORKAROUND)
    63. 

  63. #define SDRAM_DNON_CHBL         (PAGE_SIZE_4MB | CPLB_DIRTY | CPLB_SUPV_WR | CPLB_USER_RD | CPLB_USER_WR | CPLB_VALID | ANOMALY_05000158_WORKAROUND)
    64. 

  64. #define SDRAM_DKERNEL           (PAGE_SIZE_4MB | CPLB_L1_CHBL | CPLB_USER_RD | CPLB_USER_WR | CPLB_DIRTY | CPLB_SUPV_WR | CPLB_VALID | CPLB_LOCK | ANOMALY_05000158_WORKAROUND)
    65. 

  65. #define L1_DMEMORY              (PAGE_SIZE_4MB | CPLB_SUPV_WR | CPLB_USER_WR | CPLB_USER_RD | CPLB_VALID | ANOMALY_05000158_WORKAROUND)
    66. 

  66. #define SDRAM_EBIU              (PAGE_SIZE_4MB | CPLB_DIRTY | CPLB_USER_RD | CPLB_USER_WR | CPLB_SUPV_WR | CPLB_VALID | ANOMALY_05000158_WORKAROUND)
    67. 

  67. 

  68. #else				/*Write Through */
    69. 

  69. #define SDRAM_DGENERIC          (PAGE_SIZE_4MB | CPLB_L1_CHBL | CPLB_WT | CPLB_L1_AOW | CPLB_SUPV_WR | CPLB_USER_RD | CPLB_USER_WR | CPLB_VALID | ANOMALY_05000158_WORKAROUND)
    70. 

  70. #define SDRAM_DNON_CHBL         (PAGE_SIZE_4MB | CPLB_WT | CPLB_L1_AOW | CPLB_SUPV_WR | CPLB_USER_WR | CPLB_USER_RD | CPLB_VALID | ANOMALY_05000158_WORKAROUND)
    71. 

  71. #define SDRAM_DKERNEL           (PAGE_SIZE_4MB | CPLB_L1_CHBL | CPLB_WT | CPLB_L1_AOW | CPLB_USER_RD | CPLB_SUPV_WR | CPLB_USER_WR | CPLB_VALID | CPLB_LOCK | ANOMALY_05000158_WORKAROUND)
    72. 

  72. #define L1_DMEMORY              (PAGE_SIZE_4MB | CPLB_SUPV_WR | CPLB_USER_WR | CPLB_VALID | ANOMALY_05000158_WORKAROUND)
    73. 

  73. #define SDRAM_EBIU              (PAGE_SIZE_4MB | CPLB_WT | CPLB_L1_AOW | CPLB_USER_RD | CPLB_USER_WR | CPLB_SUPV_WR | CPLB_VALID | ANOMALY_05000158_WORKAROUND)
    74. 

  74. #endif
    75. 

  75. 

  76. #endif				/* _CPLB_H */
    77.