speed.c 1.9 KB

12345678910111213141516171819202122232425262728293031323334353637383940414243444546474849505152535455565758596061
  1. /*
  2. * (C) Copyright 2000-2003
  3. * Wolfgang Denk, DENX Software Engineering, wd@denx.de.
  4. *
  5. * Copyright (C) 2004-2007 Freescale Semiconductor, Inc.
  6. * TsiChung Liew (Tsi-Chung.Liew@freescale.com)
  7. *
  8. * See file CREDITS for list of people who contributed to this
  9. * project.
  10. *
  11. * This program is free software; you can redistribute it and/or
  12. * modify it under the terms of the GNU General Public License as
  13. * published by the Free Software Foundation; either version 2 of
  14. * the License, or (at your option) any later version.
  15. *
  16. * This program is distributed in the hope that it will be useful,
  17. * but WITHOUT ANY WARRANTY; without even the implied warranty of
  18. * MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the
  19. * GNU General Public License for more details.
  20. *
  21. * You should have received a copy of the GNU General Public License
  22. * along with this program; if not, write to the Free Software
  23. * Foundation, Inc., 59 Temple Place, Suite 330, Boston,
  24. * MA 02111-1307 USA
  25. */
  26. #include <common.h>
  27. #include <asm/arch/imx-regs.h>
  28. #include <asm/arch/clock.h>
  29. #ifdef CONFIG_FSL_ESDHC
  30. DECLARE_GLOBAL_DATA_PTR;
  31. #endif
  32. int get_clocks(void)
  33. {
  34. #ifdef CONFIG_FSL_ESDHC
  35. #ifdef CONFIG_FSL_USDHC
  36. #if CONFIG_SYS_FSL_ESDHC_ADDR == USDHC2_BASE_ADDR
  37. gd->arch.sdhc_clk = mxc_get_clock(MXC_ESDHC2_CLK);
  38. #elif CONFIG_SYS_FSL_ESDHC_ADDR == USDHC3_BASE_ADDR
  39. gd->arch.sdhc_clk = mxc_get_clock(MXC_ESDHC3_CLK);
  40. #elif CONFIG_SYS_FSL_ESDHC_ADDR == USDHC4_BASE_ADDR
  41. gd->arch.sdhc_clk = mxc_get_clock(MXC_ESDHC4_CLK);
  42. #else
  43. gd->arch.sdhc_clk = mxc_get_clock(MXC_ESDHC_CLK);
  44. #endif
  45. #else
  46. #if CONFIG_SYS_FSL_ESDHC_ADDR == MMC_SDHC2_BASE_ADDR
  47. gd->arch.sdhc_clk = mxc_get_clock(MXC_ESDHC2_CLK);
  48. #elif CONFIG_SYS_FSL_ESDHC_ADDR == MMC_SDHC3_BASE_ADDR
  49. gd->arch.sdhc_clk = mxc_get_clock(MXC_ESDHC3_CLK);
  50. #elif CONFIG_SYS_FSL_ESDHC_ADDR == MMC_SDHC4_BASE_ADDR
  51. gd->arch.sdhc_clk = mxc_get_clock(MXC_ESDHC4_CLK);
  52. #else
  53. gd->arch.sdhc_clk = mxc_get_clock(MXC_ESDHC_CLK);
  54. #endif
  55. #endif
  56. #endif
  57. return 0;
  58. }