init.S 2.0 KB

123456789101112131415161718192021222324252627282930313233343536373839404142434445464748495051525354555657585960
  1. /*
  2. * Copyright (c) 2010, Applied Micro Circuits Corporation
  3. * Author: Tirumala R Marri <tmarri@apm.com>
  4. *
  5. * See file CREDITS for list of people who contributed to this
  6. * project.
  7. *
  8. * This program is free software; you can redistribute it and/or
  9. * modify it under the terms of the GNU General Public License as
  10. * published by the Free Software Foundation; either version 2 of
  11. * the License, or (at your option) any later version.
  12. *
  13. * This program is distributed in the hope that it will be useful,
  14. * but WITHOUT ANY WARRANTY; without even the implied warranty of
  15. * MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the
  16. * GNU General Public License for more details.
  17. *
  18. * You should have received a copy of the GNU General Public License
  19. * along with this program; if not, write to the Free Software
  20. * Foundation, Inc., 59 Temple Place, Suite 330, Boston,
  21. * MA 02111-1307 USA
  22. */
  23. #include <ppc_asm.tmpl>
  24. #include <config.h>
  25. #include <asm/mmu.h>
  26. #include <asm/ppc4xx.h>
  27. /**************************************************************************
  28. * TLB TABLE
  29. *
  30. * This table is used by the cpu boot code to setup the initial tlb
  31. * entries. Rather than make broad assumptions in the cpu source tree,
  32. * this table lets each board set things up however they like.
  33. *
  34. * Pointer to the table is returned in r1
  35. *
  36. *************************************************************************/
  37. .section .bootpg,"ax"
  38. .globl tlbtab
  39. tlbtab:
  40. tlbtab_start
  41. /* TLB 0 */
  42. tlbentry(CONFIG_SYS_BOOT_BASE_ADDR, SZ_16M, CONFIG_SYS_BOOT_BASE_ADDR,
  43. 4, AC_RWX | SA_G)
  44. /* TLB-entry for init-ram in dcache (SA_I must be turned off!) */
  45. tlbentry(CONFIG_SYS_INIT_RAM_ADDR, SZ_4K, CONFIG_SYS_INIT_RAM_ADDR,
  46. 0, AC_RWX | SA_G)
  47. /* TLB-entry for OCM */
  48. tlbentry(CONFIG_SYS_OCM_BASE, SZ_64K, 0x00040000, 4,
  49. AC_RWX | SA_I)
  50. /* TLB-entry for Local Configuration registers => peripherals */
  51. tlbentry(CONFIG_SYS_PERIPHERAL_BASE, SZ_16K,
  52. CONFIG_SYS_PERIPHERAL_BASE, 4, AC_RWX | SA_IG)
  53. tlbtab_end