cpu.c 2.1 KB

1234567891011121314151617181920212223242526272829303132333435363738394041424344454647484950515253545556575859606162636465666768697071727374757677787980818283848586878889
  1. /*
  2. * (C) Copyright 2000-2003
  3. * Wolfgang Denk, DENX Software Engineering, wd@denx.de.
  4. *
  5. * See file CREDITS for list of people who contributed to this
  6. * project.
  7. *
  8. * This program is free software; you can redistribute it and/or
  9. * modify it under the terms of the GNU General Public License as
  10. * published by the Free Software Foundation; either version 2 of
  11. * the License, or (at your option) any later version.
  12. *
  13. * This program is distributed in the hope that it will be useful,
  14. * but WITHOUT ANY WARRANTY; without even the implied warranty of
  15. * MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the
  16. * GNU General Public License for more details.
  17. *
  18. * You should have received a copy of the GNU General Public License
  19. * along with this program; if not, write to the Free Software
  20. * Foundation, Inc., 59 Temple Place, Suite 330, Boston,
  21. * MA 02111-1307 USA
  22. */
  23. /*
  24. * CPU specific code for the MPC5xxx CPUs
  25. */
  26. #include <common.h>
  27. #include <watchdog.h>
  28. #include <command.h>
  29. #include <mpc5xxx.h>
  30. #include <asm/processor.h>
  31. int checkcpu (void)
  32. {
  33. DECLARE_GLOBAL_DATA_PTR;
  34. ulong clock = gd->cpu_clk;
  35. char buf[32];
  36. puts ("CPU: ");
  37. printf (CPU_ID_STR);
  38. printf (" (JTAG ID %08lx)", *(vu_long *)MPC5XXX_CDM_JTAGID);
  39. printf (" at %s MHz\n", strmhz (buf, clock));
  40. return 0;
  41. }
  42. /* ------------------------------------------------------------------------- */
  43. int
  44. do_reset (cmd_tbl_t * cmdtp, int flag, int argc, char *argv[])
  45. {
  46. ulong msr;
  47. /* Interrupts and MMU off */
  48. __asm__ __volatile__ ("mfmsr %0":"=r" (msr):);
  49. msr &= ~(MSR_ME | MSR_EE | MSR_IR | MSR_DR);
  50. __asm__ __volatile__ ("mtmsr %0"::"r" (msr));
  51. /* Charge the watchdog timer */
  52. *(vu_long *)(MPC5XXX_GPT0_COUNTER) = 0xf;
  53. *(vu_long *)(MPC5XXX_GPT0_ENABLE) = 0x9004; /* wden|ce|timer_ms */
  54. return 1;
  55. }
  56. /* ------------------------------------------------------------------------- */
  57. /*
  58. * Get timebase clock frequency (like cpu_clk in Hz)
  59. *
  60. */
  61. unsigned long get_tbclk (void)
  62. {
  63. DECLARE_GLOBAL_DATA_PTR;
  64. ulong tbclk;
  65. tbclk = (gd->bus_clk + 3L) / 4L;
  66. return (tbclk);
  67. }
  68. /* ------------------------------------------------------------------------- */