r0p7734.h 5.8 KB

123456789101112131415161718192021222324252627282930313233343536373839404142434445464748495051525354555657585960616263646566676869707172737475767778798081828384858687888990919293949596979899100101102103104105106107108109110111112113114115116117118119120121122123124125126127128129130131132133134135136137138139140141142143144145146147148149150151152153154155156157158159160161162163164165166167168169170171172173174175176177178179180181182183184
  1. /*
  2. * Configuation settings for the Renesas Solutions r0p7734 board
  3. *
  4. * Copyright (C) 2010, 2011 Nobuhiro Iwamatsu <nobuhiro.iwamatsu.yj@renesas.com>
  5. *
  6. * See file CREDITS for list of people who contributed to this
  7. * project.
  8. *
  9. * This program is free software; you can redistribute it and/or
  10. * modify it under the terms of the GNU General Public License as
  11. * published by the Free Software Foundation; either version 2 of
  12. * the License, or (at your option) any later version.
  13. *
  14. * This program is distributed in the hope that it will be useful,
  15. * but WITHOUT ANY WARRANTY; without even the implied warranty of
  16. * MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the
  17. * GNU General Public License for more details.
  18. *
  19. * You should have received a copy of the GNU General Public License
  20. * along with this program; if not, write to the Free Software
  21. * Foundation, Inc., 59 Temple Place, Suite 330, Boston,
  22. * MA 02111-1307 USA
  23. */
  24. #ifndef __R0P7734_H
  25. #define __R0P7734_H
  26. #undef DEBUG
  27. #define CONFIG_SH 1
  28. #define CONFIG_SH4 1
  29. #define CONFIG_SH4A 1
  30. #define CONFIG_CPU_SH7734 1
  31. #define CONFIG_R0P7734 1
  32. #define CONFIG_400MHZ_MODE 1
  33. /* #define CONFIG_533MHZ_MODE 1 */
  34. #define CONFIG_BOARD_LATE_INIT
  35. #define CONFIG_SYS_TEXT_BASE 0x8FFC0000
  36. #define CONFIG_CMD_FLASH
  37. #define CONFIG_CMD_MEMORY
  38. #define CONFIG_CMD_NET
  39. #define CONFIG_CMD_PING
  40. #define CONFIG_CMD_MII
  41. #define CONFIG_CMD_NFS
  42. #define CONFIG_CMD_SDRAM
  43. #define CONFIG_CMD_ENV
  44. #define CONFIG_CMD_SAVEENV
  45. #define CONFIG_BAUDRATE 115200
  46. #define CONFIG_BOOTDELAY 3
  47. #define CONFIG_BOOTARGS "console=ttySC3,115200"
  48. #define CONFIG_VERSION_VARIABLE
  49. #undef CONFIG_SHOW_BOOT_PROGRESS
  50. /* Ether */
  51. #define CONFIG_SH_ETHER 1
  52. #define CONFIG_SH_ETHER_USE_PORT (0)
  53. #define CONFIG_SH_ETHER_PHY_ADDR (0x0)
  54. #define CONFIG_PHYLIB
  55. #define CONFIG_PHY_SMSC 1
  56. #define CONFIG_BITBANGMII
  57. #define CONFIG_BITBANGMII_MULTI
  58. #ifndef CONFIG_SH_ETHER
  59. # define CONFIG_SMC911X
  60. # define CONFIG_SMC911X_16_BIT
  61. # define CONFIG_SMC911X_BASE (0x84000000)
  62. #endif
  63. /* I2C */
  64. #define CONFIG_CMD_I2C
  65. #define CONFIG_SH_SH7734_I2C 1
  66. #define CONFIG_HARD_I2C 1
  67. #define CONFIG_I2C_MULTI_BUS 1
  68. #define CONFIG_SYS_MAX_I2C_BUS 2
  69. #define CONFIG_SYS_I2C_MODULE 0
  70. #define CONFIG_SYS_I2C_SPEED 100000 /* 100 kHz */
  71. #define CONFIG_SYS_I2C_SLAVE 0x50
  72. #define CONFIG_SH_I2C_DATA_HIGH 4
  73. #define CONFIG_SH_I2C_DATA_LOW 5
  74. #define CONFIG_SH_I2C_CLOCK 500000000
  75. #define CONFIG_SH_I2C_BASE0 0xFFC70000
  76. #define CONFIG_SH_I2C_BASE1 0xFFC7100
  77. /* undef to save memory */
  78. #define CONFIG_SYS_LONGHELP
  79. /* Monitor Command Prompt */
  80. #define CONFIG_SYS_PROMPT "=> "
  81. /* Buffer size for input from the Console */
  82. #define CONFIG_SYS_CBSIZE 256
  83. /* Buffer size for Console output */
  84. #define CONFIG_SYS_PBSIZE 256
  85. /* max args accepted for monitor commands */
  86. #define CONFIG_SYS_MAXARGS 16
  87. /* Buffer size for Boot Arguments passed to kernel */
  88. #define CONFIG_SYS_BARGSIZE 512
  89. /* List of legal baudrate settings for this board */
  90. #define CONFIG_SYS_BAUDRATE_TABLE { 115200 }
  91. /* SCIF */
  92. #define CONFIG_SCIF_CONSOLE 1
  93. #define CONFIG_SCIF 1
  94. #define CONFIG_CONS_SCIF3 1
  95. /* Suppress display of console information at boot */
  96. #undef CONFIG_SYS_CONSOLE_INFO_QUIET
  97. #undef CONFIG_SYS_CONSOLE_OVERWRITE_ROUTINE
  98. #undef CONFIG_SYS_CONSOLE_ENV_OVERWRITE
  99. /* SDRAM */
  100. #define CONFIG_SYS_SDRAM_BASE (0x88000000)
  101. #define CONFIG_SYS_SDRAM_SIZE (128 * 1024 * 1024)
  102. #define CONFIG_SYS_LOAD_ADDR (CONFIG_SYS_SDRAM_BASE + 16 * 1024 * 1024)
  103. #define CONFIG_SYS_MEMTEST_START (CONFIG_SYS_SDRAM_BASE)
  104. #define CONFIG_SYS_MEMTEST_END (CONFIG_SYS_MEMTEST_START + 100 * 1024 * 1024)
  105. /* Enable alternate, more extensive, memory test */
  106. #undef CONFIG_SYS_ALT_MEMTEST
  107. /* Scratch address used by the alternate memory test */
  108. #undef CONFIG_SYS_MEMTEST_SCRATCH
  109. /* Enable temporary baudrate change while serial download */
  110. #undef CONFIG_SYS_LOADS_BAUD_CHANGE
  111. /* FLASH */
  112. #define CONFIG_FLASH_CFI_DRIVER 1
  113. #define CONFIG_SYS_FLASH_CFI
  114. #undef CONFIG_SYS_FLASH_QUIET_TEST
  115. #define CONFIG_SYS_FLASH_EMPTY_INFO
  116. #define CONFIG_SYS_FLASH_BASE (0xA0000000)
  117. #define CONFIG_SYS_MAX_FLASH_SECT 512
  118. /* if you use all NOR Flash , you change dip-switch. Please see Manual. */
  119. #define CONFIG_SYS_MAX_FLASH_BANKS 1
  120. #define CONFIG_SYS_FLASH_BANKS_LIST { CONFIG_SYS_FLASH_BASE }
  121. /* Timeout for Flash erase operations (in ms) */
  122. #define CONFIG_SYS_FLASH_ERASE_TOUT (3 * 1000)
  123. /* Timeout for Flash write operations (in ms) */
  124. #define CONFIG_SYS_FLASH_WRITE_TOUT (3 * 1000)
  125. /* Timeout for Flash set sector lock bit operations (in ms) */
  126. #define CONFIG_SYS_FLASH_LOCK_TOUT (3 * 1000)
  127. /* Timeout for Flash clear lock bit operations (in ms) */
  128. #define CONFIG_SYS_FLASH_UNLOCK_TOUT (3 * 1000)
  129. /*
  130. * Use hardware flash sectors protection instead
  131. * of U-Boot software protection
  132. */
  133. #undef CONFIG_SYS_FLASH_PROTECTION
  134. #undef CONFIG_SYS_DIRECT_FLASH_TFTP
  135. /* Address of u-boot image in Flash (NOT run time address in SDRAM) ?!? */
  136. #define CONFIG_SYS_MONITOR_BASE (CONFIG_SYS_FLASH_BASE)
  137. /* Monitor size */
  138. #define CONFIG_SYS_MONITOR_LEN (256 * 1024)
  139. /* Size of DRAM reserved for malloc() use */
  140. #define CONFIG_SYS_MALLOC_LEN (256 * 1024)
  141. /* size in bytes reserved for initial data */
  142. #define CONFIG_SYS_GBL_DATA_SIZE (256)
  143. #define CONFIG_SYS_BOOTMAPSZ (8 * 1024 * 1024)
  144. /* ENV setting */
  145. #define CONFIG_ENV_IS_IN_FLASH
  146. #define CONFIG_ENV_OVERWRITE 1
  147. #define CONFIG_ENV_SECT_SIZE (128 * 1024)
  148. #define CONFIG_ENV_SIZE (CONFIG_ENV_SECT_SIZE)
  149. #define CONFIG_ENV_ADDR (CONFIG_SYS_FLASH_BASE + CONFIG_SYS_MONITOR_LEN)
  150. /* Offset of env Flash sector relative to CONFIG_SYS_FLASH_BASE */
  151. #define CONFIG_ENV_OFFSET (CONFIG_ENV_ADDR - CONFIG_SYS_FLASH_BASE)
  152. #define CONFIG_ENV_SIZE_REDUND (CONFIG_ENV_SECT_SIZE)
  153. /* Board Clock */
  154. #if defined(CONFIG_400MHZ_MODE)
  155. #define CONFIG_SYS_CLK_FREQ 50000000
  156. #else
  157. #define CONFIG_SYS_CLK_FREQ 44444444
  158. #endif
  159. #define CONFIG_SYS_TMU_CLK_DIV 4
  160. #define CONFIG_SYS_HZ 1000
  161. #endif /* __R0P7734_H */